

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2003-345311

(43)Date of publication of application : 03.12.2003

(51)Int.Cl.

G09G 3/36
G02F 1/133
G09G 3/20
// H03K 17/00

(21)Application number : 2002-151654

(71)Applicant : MATSUSHITA ELECTRIC IND CO LTD

(22)Date of filing : 27.05.2002


(72)Inventor : KOJIMA TOMOKAZU
NISHI KAZUYOSHI
NAKAJIMA KO

(54) LIQUID CRYSTAL DISPLAY DRIVER

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a liquid crystal display driver in which low power consumption, high speed operations and stability providing a hardly any oscillating condition are simultaneously satisfied.

SOLUTION: Voltages VREF0 to VREF(N-1), which are obtained by resistively voltage dividing the potential between a power supply voltage VDD and a ground potential VSS, are impedance converted by operational amplifiers OP0 to OP(N-1). A switch SWHM is added between the voltage VDD and the output of the operational amplifier OPM. A switch SWLM is added between the potential VSS and the amplifier OPM. The switches SWHM and SWLM are switched by the output signals of comparators COHM and COLM which monitor the output voltages of the operational amplifiers. When the switch SW0 is switched to the switch SWM, a high speed operation is conducted using the electric supply from the potential VDD or the potential VSS for a sudden change in the output voltage of the amplifier OPM. When the output voltage of the amplifier OPM is not changed (i.e., the switches SW0 and SWM are not switched), the operations are limited to the amplifier OPM only and therefore, the power consumption is similar to a conventional case and a stable condition for oscillation is realized.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the
examiner's decision of rejection or application
converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of
rejection]

[Date of requesting appeal against examiner's
decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開2003-345311

(P2003-345311A)

(43) 公開日 平成15年12月3日 (2003.12.3)

(51) Int.Cl. ⁷	識別記号	F I	7-71-1 (参考)
G 0 9 G 3/36		G 0 9 G 3/36	2 H 0 9 3
G 0 2 F 1/133	5 4 5	G 0 2 F 1/133	5 4 5 5 C 0 0 6
G 0 9 G 3/20	6 1 1	G 0 9 G 3/20	6 1 1 A 5 C 0 8 0
	6 1 2		6 1 2 F 5 J 0 5 5
	6 2 3		6 2 3 B
審査請求 未請求 請求項の数 5 O L (全 12 頁) 最終頁に続く			

(21) 出願番号 特願2002-151654(P2002-151654)

(22) 出願日 平成14年5月27日 (2002.5.27)

(71) 出願人 000005821

松下電器産業株式会社

大阪府門真市大字門真1006番地

(72) 発明者 小島 友和

大阪府門真市大字門真1006番地 松下シス

テムテクノ株式会社社内

(72) 発明者 西 和義

大阪府門真市大字門真1006番地 松下電器

産業株式会社社内

(74) 代理人 100068087

弁理士 森本 義弘


最終頁に続く

(54) 【発明の名称】 液晶表示駆動装置

(57) 【要約】

【課題】 低消費電力化、高速化、発振しにくい安定性を同時に満たす液晶表示駆動装置を提供する。

【解決手段】 電源電圧VDDとグラウンド電位VSS間を抵抗分圧した電圧 V_{REF0} から $V_{REF(N-1)}$ をオペアンプOP₀からOP_(N-1)でインピーダンス変換し、VDDとオペアンプOP₀の出力との間にスイッチSW_{0n}を付加し、VSSとオペアンプOP₀の出力との間にスイッチSW_{0p}を付加し、オペアンプの出力電圧をモニターするコンパレータCO_{0n}、CO_{0p}の出力信号でスイッチSW_{0n}、SW_{0p}を切り替える。スイッチSW_{0p}からスイッチSW_{1n}に切り替わったとき、オペアンプOP₀の出力電圧の急激な変化に対してVDDまたはVSSの供給を用いて高速動作を可能にし、オペアンプOP₀の出力電圧が変化しないとき（スイッチSW_{0p}、SW_{0n}が切り替わらないとき）には、オペアンプOP₀のみの動作であるので、従来と同程度の消費電流、発振に対する安定性を得ることができる。



【特許請求の範囲】

【請求項1】液晶パネルを駆動する複数の電圧を生成する多値電圧を供給する液晶表示駆動装置であって、液晶パネルのデータライン数に対応した複数のスイッチと、

前記複数のスイッチに電圧を供給する複数のオペアンプと、

前記複数のオペアンプに基準電圧を与えるための抵抗と、

前記複数のオペアンプの出力をモニターする複数のコンパレータと、

前記複数のオペアンプの出力と電源電圧の間と前記複数のオペアンプの出力とグラウンド電位の間に介装された複数のスイッチとを備え、データ変更時に前記複数のコンパレータが前記複数のスイッチを切り替えて液晶パネルへの出力電圧を収束させるよう構成した液晶表示駆動装置。

【請求項2】データ変更時の収束時間に対する出力電流が、前記複数のオペアンプの出力電流以上の能力を備え、かつ、データ変更のない定常時には、前記複数のオペアンプの定常時電流と同等の低消費電力であることを特徴とする請求項1記載の液晶表示駆動装置。

【請求項3】液晶パネルを駆動する複数の電圧を生成する多値電圧を供給する液晶表示駆動装置であって、液晶パネルのデータライン数に対応した複数のスイッチと、

前記複数のスイッチに供給する複数のオペアンプと、前記複数のオペアンプに基準電圧を与えるための抵抗と、

前記複数のオペアンプの出力をモニターする複数のコンパレータとを備え、前記複数のオペアンプの出力電圧に対して、前記複数のコンパレータによってデータ変更時にのみ、前記複数のオペアンプのバイアス、出力段を構成するトランジスタの能力を増大させることによって、前記複数のオペアンプの能力を増大させて、前記複数のオペアンプの出力電圧を収束させるよう構成した液晶表示駆動装置。

【請求項4】データ変更のあるときのみ、バイアス、出力段を構成する前記トランジスタの能力を増大させ、データ変更のない定常状態時には、バイアス、出力段の前記トランジスタの能力を低下させて、前記複数のオペアンプが低消費電力かつ、発振しにくい安定な電圧を供給するよう構成した請求項3記載の液晶表示駆動装置。

【請求項5】液晶パネルを駆動する複数の電圧を生成する多値電圧を供給する液晶表示駆動装置であって、液晶パネルのデータライン数に対応した複数のスイッチと、

前記複数のスイッチに供給する複数のオペアンプ $OP_0 \sim OP_{(n-1)}$ と、

前記複数のオペアンプに基準電圧 $V_{REF(0)} \sim V_{REF(n-1)}$

を与えるための抵抗と、

前記複数のオペアンプの出力と電源との間に介装された複数のN型MOSトランジスタと、

前記複数のオペアンプの出力とグラウンド電位の間に複数のP型MOSトランジスタとを備え、液晶パネルを駆動するための所望の電圧 $V_{REF(0)} \sim V_{REF(n-1)}$ のうちの一つの電圧 $V_{REF(x)}$ をこの電圧 $V_{REF(x)}$ より前記複数のP型MOSトランジスタのしきい値電圧 V_{th0} だけ高い電圧もしくは、電圧の $V_{REF(x)}$ よりN型MOSトランジスタのしきい値電圧 V_{thn} だけ低い電圧付近まで、前記複数のオペアンプの駆動に加えて、電源電圧もしくはグラウンド電位で収束させ、その後前記複数のP型MOSもしくはN型MOSトランジスタのしきい値電圧分の V_{th0} もしくは V_{thn} 分、前記複数のオペアンプの駆動で前記複数のオペアンプの出力電圧を所望の電圧 $V_{REF(x)}$ に収束させるよう構成した液晶表示駆動装置。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明は液晶パネルを駆動する液晶表示駆動装置に関するものである。

【0002】

【従来の技術】図9は従来の液晶表示駆動装置を示す。 $R_0, R_1, \dots, R_M, R(M+1), \dots, R_n$ は、電源電圧 V_{DD} とグラウンド電位 V_{SS} の間の電位差を抵抗分圧して基準電圧を発生させるための抵抗、 $OP_0 \sim OP_{(n-1)}$ は、抵抗分圧された電圧 $V_{REF0} \sim V_{REF(n-1)}$ をバッファするオペアンプ、 $SW_0 \sim SW_{(n-1)}, \dots, SW_M \sim SW_{(n-1)}, \dots, SW(N-1) \sim SW(N-1)_{(n-1)}$ は、オペアンプ $OP_0 \sim OP_{(n-1)}$ の出力電圧を出力するための出力選択スイッチであって、電圧 $V_{REF0} \sim V_{REF(n-1)}$ をオペアンプ $OP_0 \sim OP_{(n-1)}$ によってインピーダンスを変換し、出力選択スイッチ $SW_0 \sim SW_{(n-1)}, \dots, SW(N-1)_{(n-1)}$ のうちの選択されているスイッチ（以下、 SW_x ）から所望の電圧（以下、 $V_{REF(x)}$ ）を端子 $OUT_0 \sim OUT_{(n-1)}$ を介して液晶パネルに出力する。

【0003】

【発明が解決しようとする課題】液晶パネルを携帯機器や携帯端末に利用するためには、液晶表示駆動装置としては高精度な電圧出力に加えて、高速駆動や低消費電力ということが要求される。

【0004】この従来の構成では、スイッチ SW_x 以外のスイッチから SW_x に切り替わったとき、オペアンプ $OP_0 \sim OP_{(n-1)}$ の能力のみで駆動する必要があり、低消費電力と高速駆動の両方を満たすのは困難である。

【0005】さらに、オペアンプ $OP_0 \sim OP_{(n-1)}$ は、ボルテージフォロアの構成をとっているため、高速に駆動させると発振しやすい。本発明は、高速駆動、低消費電力、かつ発振しない安定な液晶表示駆動装置を提供することを目的とする。

【0006】

【課題を解決するための手段】本発明の請求項1に記載の液晶表示駆動装置は、液晶パネルを駆動する複数の電圧を生成する多値電圧を供給する液晶表示駆動装置であって、液晶パネルのデータライン数に対応した複数のスイッチと、前記複数のスイッチに電圧を供給する複数のオペアンプと、前記複数のオペアンプに基準電圧を与えるための抵抗と、前記複数のオペアンプの出力をモニターする複数のコンパレータと、前記複数のオペアンプの出力と電源電圧の間と前記複数のオペアンプの出力とグラ

ランド電位の間に介装された複数のスイッチとを備え、データ変更時に前記複数のコンパレータが前記複数のスイッチを切り替えて液晶パネルへの出力電圧を収束させるよう構成したことを特徴とする。

【0007】さらに具体的には、本発明の請求項2に記載のように、請求項1において、データ変更時の収束時間に対する出力電流が、前記複数のオペアンプの出力電流以上の能力を備え、かつ、データ変更のない定常時には、前記複数のオペアンプの定常時電流と同等の低消費電力であることを特徴とする。

【0008】この構成によると、オペアンプの能力に依存しないで高速化でき、高速かつ発振しないという安定さを同時に満たし、さらに高速化のための消費電力はコンパレータの挿入分だけであるから、数マイクロアンペア程度で実現可能である。

【0009】本発明の請求項3に記載の液晶表示駆動装置は、液晶パネルを駆動する複数の電圧を生成する多値電圧を供給する液晶表示駆動装置であって、液晶パネルのデータライン数に対応した複数のスイッチと、前記複数のスイッチに供給する複数のオペアンプと、前記複数のオペアンプに基準電圧を与えるための抵抗と、前記複数のオペアンプの出力をモニターする複数のコンパレータとを備え、前記複数のオペアンプの出力電圧に対し、前記複数のコンパレータによってデータ変更時のみ、前記複数のオペアンプのバイアス、出力段を構成するトランジスタの能力を増大させることによって、前記複数のオペアンプの能力を増大させて、前記複数のオペアンプの出力電圧を収束させるよう構成したことを特徴とする。

【0010】さらに具体的には、本発明の請求項4に記載のように、請求項3において、データ変更のあるときのみ、バイアス、出力段を構成する前記トランジスタの能力を増大させ、データ変更のない定常状態時には、バイアス、出力段の前記トランジスタの能力を低下させて、前記複数のオペアンプが低消費電力かつ、発振しにくい安定な電圧を供給するよう構成したことを特徴とする。

【0011】この構成によると、オペアンプの能力を変化させて、過渡状態ではバイアス及び出力段のトランジスタ能力を増大させて、高速動作、定常状態ではバイア

ス及び出力段のトランジスタ能力を低下させて、低消費電力、安定動作とを両立させることができる。

【0012】本発明の請求項5に記載の液晶表示駆動装置は、液晶パネルを駆動する複数の電圧を生成する多値電圧を供給する液晶表示駆動装置であって、液晶パネルのデータライン数に対応した複数のスイッチと、前記複数のスイッチに供給する複数のオペアンプ $OP_0 \sim OP_{(N-1)}$ と、前記複数のオペアンプに基準電圧 $V_{REF(0)} \sim V_{REF(N-1)}$ を与えるための抵抗と、前記複数のオペアンプの出力と電源との間に介装された複数のN型MOSトランジスタと、前記複数のオペアンプの出力とグラ

ランド電位の間に複数のP型MOSトランジスタとを備え、液晶パネルを駆動するための所望の電圧 $V_{REF(0)} \sim V_{REF(N-1)}$ のうちの一つの電圧 $V_{REF(x)}$ をこの電圧 $V_{REF(x)}$ より前記複数のP型MOSトランジスタのしきい値電圧 V_{th0} だけ高い電圧もしくは、電圧の $V_{REF(x)}$ よりN型MOSトランジスタのしきい値電圧 V_{thn} だけ低い電圧付近まで、前記複数のオペアンプの駆動に加えて、電源電圧もしくはグラ

ランド電位で収束させ、その後

に前記複数のP型MOSもしくはN型MOSトランジスタのしきい値電圧分の V_{thn} もしくは V_{th0} 分、前記複数のオペアンプの駆動で前記複数のオペアンプの出力電圧を所望の電圧 $V_{REF(x)}$ に収束させるよう構成したことを特徴とする。

【0013】この構成によると、データ変更のない定常時には、従来と同じ能力であっても、オペアンプ $OP_0 \sim OP_{(N-1)}$ の駆動は、電位差 $(V_{thn} + \alpha)$ もしくは $(V_{th0} + \alpha)$ で良いので、高速化可能となり、消費電力、オペアンプ $OP_0 \sim OP_{(N-1)}$ の発振に対する安定性は、従来と同程度良いということが可能となる。

【0014】

【発明の実施の形態】以下、本発明の各実施の形態を図1～図8に基づいて説明する。なお、図9に示した従来例の液晶表示駆動装置は、オペアンプ OP_0 について注目すると図10のように書ける。ここで、 V_0 は $V_{REF(0)} \sim V_{REF(N-1)}$ のうちの V_{REF0} 以外の電圧、 SW_0 はスイッチ $SW_0 \sim SW_{(N-1)}$ のうちのスイッチ SW_0 以外のスイッチとする。

【0015】（実施の形態1）図1は本発明の（実施の形態1）の液晶表示駆動装置を示し、オペアンプ OP_0 に注目すると図2のように書ける。

【0016】従来のオペアンプ $OP_0 \sim OP_{(N-1)}$ の上下にコンパレータ $CO_{n0} \sim CO_{n(N-1)}$ 、 $CO_{l0} \sim CO_{l(N-1)}$ を挿入し、コンパレータ $CO_{n0} \sim CO_{n(N-1)}$ 、 $CO_{l0} \sim CO_{l(N-1)}$ の出力がスイッチ $SW_{n0} \sim SW_{n(N-1)}$ 、 $SW_{l0} \sim SW_{l(N-1)}$ を介して電源電圧 VDD もしくはグラ

ランド電位 VSS が、オペアンプ $OP_0 \sim OP_{(N-1)}$ の出力電圧を電圧 $V_{REF(x)}$ の近傍まで駆動するものである。

【0017】図1において、 R_{v0} 、 R_{e0} 、 R_{v1} 、 R

$n, \varepsilon_0, \dots, R_{V_n}, R_0, \varepsilon_n, R_n, \varepsilon_n, R_{V_{(N-1)}}, \dots, R_{V_{(N-1)}}, R_0, \varepsilon_{(N-1)}, R_n, \varepsilon_{(N-1)}, R_{V_n}$ は、電源電圧VDDとグラウンド電位VSSの間の電位差を抵抗分圧して基準電圧を発生させるための抵抗、 $OP_0 \sim OP_{(N-1)}$ は、抵抗分圧された電圧 $V_{REF0}, \dots, V_{REFM}, \dots, V_{REF(N-1)}$ をバッファするオペアンプ、 $SW0 \sim SW0_{(N-1)}, \dots, SWM_0 \sim SWM_{(N-1)}, \dots, SW(N-1)_0 \sim SW(N-1)_{(N-1)}$ は、オペアンプ $OP_0 \sim OP_{(N-1)}$ の出力電圧を選択するための出力選択スイッチであって、端子OUT₀ ~ OUT_(N-1)から液晶パネルLCDに出力する。

【0018】 CO_{n0} はオペアンプ OP_0 の出力電圧と基準電圧 V_{REF0}, α とを比較するコンパレータ、 SW_{n0} は電源電圧VDDとオペアンプ OP_0 の出力との間に介装されたスイッチ、 CO_{L0} はオペアンプ OP_0 の出力電圧と基準電圧 V_{REF0}, α とを比較するコンパレータ、 SW_{L0} はグラウンド電位VSSとオペアンプ OP_0 の出力との間に介装されたスイッチであって、スイッチ SW_{n0} はコンパレータ CO_{L0} の出力で開閉が切り替えられ、スイッチ SW_{L0} はコンパレータ CO_{n0} の出力で開閉が切り替えられる。

【0019】以下、同様に、オペアンプ OP_n について、 CO_{nm} はオペアンプ OP_n の出力電圧と基準電圧 $V_{REF(n), \alpha}$ とを比較するコンパレータ、 SW_{nm} は電源電圧VDDとオペアンプ OP_n の出力との間に介装されたスイッチ、 CO_{Ln} はオペアンプ OP_n の出力電圧と基準電圧 $V_{REF(n), \alpha}$ とを比較するコンパレータ、 SW_{Ln} はグラウンド電位VSSとオペアンプ OP_n の出力との間に介装されたスイッチであって、スイッチ SW_{nm} はコンパレータ CO_{Ln} の出力で開閉が切り替えられ、スイッチ SW_{Ln} はコンパレータ CO_{nm} の出力で開閉が切り替えられる。

【0020】オペアンプ $OP_{(N-1)}$ について、 $CO_{(N-1)m}$ はオペアンプ $OP_{(N-1)}$ の出力電圧と基準電圧 $V_{REF((N-1)), \alpha}$ とを比較するコンパレータ、 $SW_{(N-1)m}$ は電源電圧VDDとオペアンプ $OP_{(N-1)}$ の出力との間に介装されたスイッチ、 $CO_{L(N-1)}$ はオペアンプ $OP_{(N-1)}$ の出力電圧と基準電圧 $V_{REF((N-1)), \alpha}$ とを比較するコンパレータ、 $SW_{L(N-1)}$ はグラウンド電位VSSとオペアンプ $OP_{(N-1)}$ の出力との間に介装されたスイッチであって、スイッチ $SW_{(N-1)m}$ はコンパレータ $CO_{L(N-1)}$ の出力で開閉が切り替えられ、スイッチ $SW_{L(N-1)}$ はコンパレータ $CO_{(N-1)m}$ の出力で開閉が切り替えられる。

【0021】図2に示すように、 $R_{1,1}, R_{1,2}, R_{1,3}, R_{1,4}, R_{1,5}$ は基準電圧 $V_{REF(1)}$ を発生させる抵抗であり、抵抗 $R_{1,1}$ と抵抗 $R_{1,2} \sim R_{1,5}$ で分圧した電圧 $V_{REF(1), \alpha}$ をコンパレータ CO_{n0} の反転入力端子(-)へ入力し、抵抗 $R_{1,1} \sim R_{1,2}$ と抵抗 $R_{1,3} \sim R_{1,5}$ で分圧した電圧 $V_{REF(n)}$ をオペアンプ OP_n の非反転入力端子

(+)へ入力し、抵抗 $R_{1,1} \sim R_{1,2}$ と抵抗 $R_{1,3} \sim R_{1,5}$ で分圧した電圧 $V_{REF(n), \alpha}$ をコンパレータ CO_{Lm} の反転入力端子(-)へ入力している。

【0022】オペアンプ OP_n はボルテージフォロア構成を取り、オペアンプ OP_n の出力 M_{n0} はコンパレータ CO_{nm} の非反転入力端子(+)と、コンパレータ CO_{Ln} の非反転入力端子(+)、ならびにスイッチ SW_n に、電圧 $V_{REF(n)}$ を供給する。

【0023】コンパレータ CO_{nm} 、 CO_{Ln} はオペアンプ OP_n の出力 M_{n0} を高速に電源電圧VDD、グラウンド電位VSSを用いて収束させる。 SW_n 、 SW_n はオペアンプ OP_n の出力 M_{n0} と他のオペアンプの出力電圧 V_n とを出力切り替えのためのスイッチである。

【0024】このように構成された液晶表示駆動装置について、その動作を説明する。スイッチ SW_n が選択されていて、端子OUT_nに V_n 電圧が出力されている状態から、スイッチ SWM が選択されると、オペアンプ OP_n の出力電圧 $V_{REF(n)}$ が出力される。

【0025】この場合、オペアンプ OP_n の出力 M_{n0} の電圧の変化の仕方は、 $V_{REF(n)}$ よりも低い電位から $V_{REF(n)}$ へと電位が上昇して収束する場合と、 $V_{REF(n)}$ よりも高い電位から $V_{REF(n)}$ へと電位が降下して収束する場合とがある。

【0026】まず、オペアンプ OP_n の出力 M_{n0} が $V_{REF(n)}$ よりも低い電位から $V_{REF(n)}$ へと電位が上昇して収束する場合を説明する。このとき、オペアンプ OP_n の出力 M_{n0} の初期状態は電位が $V_{REF(n), \alpha}$ より高い場合、オペアンプ OP_n のみ動作して出力 M_{n0} の電位を $V_{REF(n)}$ へと収束させる。このとき、電圧レンジが電位 α ボルトと小さいので、オペアンプ OP_n の出力 M_{n0} のみで駆動しても十分、高速動作が可能である。 α ボルトは、

$$V_{REF(n), \alpha} - V_{REF(n)} = \alpha$$

$$V_{REF(n)} - V_{REF(n), \alpha} = \alpha$$

である。

【0027】しかしながら、オペアンプ OP_n の出力 M_{n0} が $V_{REF(n), \alpha}$ より小さい場合、電圧レンジが大きい。この場合には、 $V_{REF(n), \alpha}$ 付近の電位までコンパレータ CO_{Ln} がスイッチ SW_n をオンさせて、電源電圧VDDを、出力 M_{n0} に対して $V_{REF(n), \alpha}$ 付近の電圧となるまで供給する。

【0028】オペアンプ OP_n の出力 M_{n0} の電圧が $V_{REF(n), \alpha}$ 付近の電圧となったとき、コンパレータ CO_{Ln} がスイッチ SW_n をオフして電源電圧VDDからの供給を切る。このあと、オペアンプ OP_n によって、 $V_{REF(n), \alpha}$ から $V_{REF(n)}$ 電位まで上昇させて、端子OUT_nは電圧 $V_{REF(n)}$ に収束する。

【0029】このように過渡状態、すなわち、出力 M_{n0} が大きな変化するときのみ、コンパレータ CO_{Ln} で電源電圧VDDを供給するため、従来と同等のオペアン

ブOP_nの能力でありながら高速化が可能となる。

【0030】次に、オペアンプOP_nの出力M_{out}がV_{REF(M)}より高い電位からV_{REF(M)}へと電位が降下して収束する場合を説明する。このとき、端子OUT_nの初期状態は電位がV_{REF(M)}より低い場合、オペアンプOP_nのみ動作して、端子OUT_nの電位をV_{REF(M)}へと収束させる。このとき、電圧レンジが電位αと小さいオペアンプOP_nのみで駆動しても十分に高速動作が可能である。

【0031】しかしながら、オペアンプOP_nの出力M_{out}がV_{REF(M)}より大きい場合、電圧レンジが大きい。この場合には、V_{REF(M)}α付近の電位まで、コンパレータCO_{nm}がスイッチSW_{nm}をオンさせて、グラウンド電位VSSが、出力M_{out}に対してV_{REF(M)}α付近の電圧となるまで供給する。

【0032】オペアンプOP_nの出力M_{out}の電圧がV_{REF(M)}α付近の電圧となったとき、コンパレータCO_{nm}がスイッチSW_{nm}をオフさせて、グラウンド電位VSSからの供給を切る。このあと、オペアンプOP_nによって、V_{REF(M)}αからV_{REF(M)}まで上昇させて、オペア

【0033】(実施の形態2)図3～図6は本発明の(実施の形態2)の液晶表示駆動装置を示す。図3は本発明の(実施の形態2)の液晶表示駆動装置を示し、オペアンプOP₀～OP_(N-1)の上下にコンパレータCO₀～CO_(N-1)、CO₀～CO_(N-1)を挿入し、このコンパレータの出力をオペアンプOP₀～OP_(N-1)に入力することによって、オペアンプOP₀～OP_(N-1)のバイアス及び出力段のトランジスタ能力を過渡状態と定常状態の時で変化させる点が従来とは異なっている。

【0034】図3において、R_{v0}、R_{ε0}、R_{v1}、R_{ε1}、R_{v2}、R_{ε2}、R_{v3}、R_{ε3}、R_{v4}、R_{ε4}、R_{v5}、R_{ε5}、R_{v6}、R_{ε6}、R_{v7}、R_{ε7}、R_{v8}、R_{ε8}、R_{v9}、R_{ε9}、R_{v10}、R_{ε10}、R_{v11}、R_{ε11}、R_{v12}、R_{ε12}、R_{v13}、R_{ε13}、R_{v14}、R_{ε14}、R_{v15}、R_{ε15}、R_{v16}、R_{ε16}、R_{v17}、R_{ε17}、R_{v18}、R_{ε18}、R_{v19}、R_{ε19}、R_{v20}、R_{ε20}、R_{v21}、R_{ε21}、R_{v22}、R_{ε22}、R_{v23}、R_{ε23}、R_{v24}、R_{ε24}、R_{v25}、R_{ε25}、R_{v26}、R_{ε26}、R_{v27}、R_{ε27}、R_{v28}、R_{ε28}、R_{v29}、R_{ε29}、R_{v30}、R_{ε30}、R_{v31}、R_{ε31}、R_{v32}、R_{ε32}、R_{v33}、R_{ε33}、R_{v34}、R_{ε34}、R_{v35}、R_{ε35}、R_{v36}、R_{ε36}、R_{v37}、R_{ε37}、R_{v38}、R_{ε38}、R_{v39}、R_{ε39}、R_{v40}、R_{ε40}、R_{v41}、R_{ε41}、R_{v42}、R_{ε42}、R_{v43}、R_{ε43}、R_{v44}、R_{ε44}、R_{v45}、R_{ε45}、R_{v46}、R_{ε46}、R_{v47}、R_{ε47}、R_{v48}、R_{ε48}、R_{v49}、R_{ε49}、R_{v50}、R_{ε50}、R_{v51}、R_{ε51}、R_{v52}、R_{ε52}、R_{v53}、R_{ε53}、R_{v54}、R_{ε54}、R_{v55}、R_{ε55}、R_{v56}、R_{ε56}、R_{v57}、R_{ε57}、R_{v58}、R_{ε58}、R_{v59}、R_{ε59}、R_{v60}、R_{ε60}、R_{v61}、R_{ε61}、R_{v62}、R_{ε62}、R_{v63}、R_{ε63}、R_{v64}、R_{ε64}、R_{v65}、R_{ε65}、R_{v66}、R_{ε66}、R_{v67}、R_{ε67}、R_{v68}、R_{ε68}、R_{v69}、R_{ε69}、R_{v70}、R_{ε70}、R_{v71}、R_{ε71}、R_{v72}、R_{ε72}、R_{v73}、R_{ε73}、R_{v74}、R_{ε74}、R_{v75}、R_{ε75}、R_{v76}、R_{ε76}、R_{v77}、R_{ε77}、R_{v78}、R_{ε78}、R_{v79}、R_{ε79}、R_{v80}、R_{ε80}、R_{v81}、R_{ε81}、R_{v82}、R_{ε82}、R_{v83}、R_{ε83}、R_{v84}、R_{ε84}、R_{v85}、R_{ε85}、R_{v86}、R_{ε86}、R_{v87}、R_{ε87}、R_{v88}、R_{ε88}、R_{v89}、R_{ε89}、R_{v90}、R_{ε90}、R_{v91}、R_{ε91}、R_{v92}、R_{ε92}、R_{v93}、R_{ε93}、R_{v94}、R_{ε94}、R_{v95}、R_{ε95}、R_{v96}、R_{ε96}、R_{v97}、R_{ε97}、R_{v98}、R_{ε98}、R_{v99}、R_{ε99}、R_{v100}、R_{ε100}、R_{v101}、R_{ε101}、R_{v102}、R_{ε102}、R_{v103}、R_{ε103}、R_{v104}、R_{ε104}、R_{v105}、R_{ε105}、R_{v106}、R_{ε106}、R_{v107}、R_{ε107}、R_{v108}、R_{ε108}、R_{v109}、R_{ε109}、R_{v110}、R_{ε110}、R_{v111}、R_{ε111}、R_{v112}、R_{ε112}、R_{v113}、R_{ε113}、R_{v114}、R_{ε114}、R_{v115}、R_{ε115}、R_{v116}、R_{ε116}、R_{v117}、R_{ε117}、R_{v118}、R_{ε118}、R_{v119}、R_{ε119}、R_{v120}、R_{ε120}、R_{v121}、R_{ε121}、R_{v122}、R_{ε122}、R_{v123}、R_{ε123}、R_{v124}、R_{ε124}、R_{v125}、R_{ε125}、R_{v126}、R_{ε126}、R_{v127}、R_{ε127}、R_{v128}、R_{ε128}、R_{v129}、R_{ε129}、R_{v130}、R_{ε130}、R_{v131}、R_{ε131}、R_{v132}、R_{ε132}、R_{v133}、R_{ε133}、R_{v134}、R_{ε134}、R_{v135}、R_{ε135}、R_{v136}、R_{ε136}、R_{v137}、R_{ε137}、R_{v138}、R_{ε138}、R_{v139}、R_{ε139}、R_{v140}、R_{ε140}、R_{v141}、R_{ε141}、R_{v142}、R_{ε142}、R_{v143}、R_{ε143}、R_{v144}、R_{ε144}、R_{v145}、R_{ε145}、R_{v146}、R_{ε146}、R_{v147}、R_{ε147}、R_{v148}、R_{ε148}、R_{v149}、R_{ε149}、R_{v150}、R_{ε150}、R_{v151}、R_{ε151}、R_{v152}、R_{ε152}、R_{v153}、R_{ε153}、R_{v154}、R_{ε154}、R_{v155}、R_{ε155}、R_{v156}、R_{ε156}、R_{v157}、R_{ε157}、R_{v158}、R_{ε158}、R_{v159}、R_{ε159}、R_{v160}、R_{ε160}、R_{v161}、R_{ε161}、R_{v162}、R_{ε162}、R_{v163}、R_{ε163}、R_{v164}、R_{ε164}、R_{v165}、R_{ε165}、R_{v166}、R_{ε166}、R_{v167}、R_{ε167}、R_{v168}、R_{ε168}、R_{v169}、R_{ε169}、R_{v170}、R_{ε170}、R_{v171}、R_{ε171}、R_{v172}、R_{ε172}、R_{v173}、R_{ε173}、R_{v174}、R_{ε174}、R_{v175}、R_{ε175}、R_{v176}、R_{ε176}、R_{v177}、R_{ε177}、R_{v178}、R_{ε178}、R_{v179}、R_{ε179}、R_{v180}、R_{ε180}、R_{v181}、R_{ε181}、R_{v182}、R_{ε182}、R_{v183}、R_{ε183}、R_{v184}、R_{ε184}、R_{v185}、R_{ε185}、R_{v186}、R_{ε186}、R_{v187}、R_{ε187}、R_{v188}、R_{ε188}、R_{v189}、R_{ε189}、R_{v190}、R_{ε190}、R_{v191}、R_{ε191}、R_{v192}、R_{ε192}、R_{v193}、R_{ε193}、R_{v194}、R_{ε194}、R_{v195}、R_{ε195}、R_{v196}、R_{ε196}、R_{v197}、R_{ε197}、R_{v198}、R_{ε198}、R_{v199}、R_{ε199}、R_{v200}、R_{ε200}、R_{v201}、R_{ε201}、R_{v202}、R_{ε202}、R_{v203}、R_{ε203}、R_{v204}、R_{ε204}、R_{v205}、R_{ε205}、R_{v206}、R_{ε206}、R_{v207}、R_{ε207}、R_{v208}、R_{ε208}、R_{v209}、R_{ε209}、R_{v210}、R_{ε210}、R_{v211}、R_{ε211}、R_{v212}、R_{ε212}、R_{v213}、R_{ε213}、R_{v214}、R_{ε214}、R_{v215}、R_{ε215}、R_{v216}、R_{ε216}、R_{v217}、R_{ε217}、R_{v218}、R_{ε218}、R_{v219}、R_{ε219}、R_{v220}、R_{ε220}、R_{v221}、R_{ε221}、R_{v222}、R_{ε222}、R_{v223}、R_{ε223}、R_{v224}、R_{ε224}、R_{v225}、R_{ε225}、R_{v226}、R_{ε226}、R_{v227}、R_{ε227}、R_{v228}、R_{ε228}、R_{v229}、R_{ε229}、R_{v230}、R_{ε230}、R_{v231}、R_{ε231}、R_{v232}、R_{ε232}、R_{v233}、R_{ε233}、R_{v234}、R_{ε234}、R_{v235}、R_{ε235}、R_{v236}、R_{ε236}、R_{v237}、R_{ε237}、R_{v238}、R_{ε238}、R_{v239}、R_{ε239}、R_{v240}、R_{ε240}、R_{v241}、R_{ε241}、R_{v242}、R_{ε242}、R_{v243}、R_{ε243}、R_{v244}、R_{ε244}、R_{v245}、R_{ε245}、R_{v246}、R_{ε246}、R_{v247}、R_{ε247}、R_{v248}、R_{ε248}、R_{v249}、R_{ε249}、R_{v250}、R_{ε250}、R_{v251}、R_{ε251}、R_{v252}、R_{ε252}、R_{v253}、R_{ε253}、R_{v254}、R_{ε254}、R_{v255}、R_{ε255}、R_{v256}、R_{ε256}、R_{v257}、R_{ε257}、R_{v258}、R_{ε258}、R_{v259}、R_{ε259}、R_{v260}、R_{ε260}、R_{v261}、R_{ε261}、R_{v262}、R_{ε262}、R_{v263}、R_{ε263}、R_{v264}、R_{ε264}、R_{v265}、R_{ε265}、R_{v266}、R_{ε266}、R_{v267}、R_{ε267}、R_{v268}、R_{ε268}、R_{v269}、R_{ε269}、R_{v270}、R_{ε270}、R_{v271}、R_{ε271}、R_{v272}、R_{ε272}、R_{v273}、R_{ε273}、R_{v274}、R_{ε274}、R_{v275}、R_{ε275}、R_{v276}、R_{ε276}、R_{v277}、R_{ε277}、R_{v278}、R_{ε278}、R_{v279}、R_{ε279}、R_{v280}、R_{ε280}、R_{v281}、R_{ε281}、R_{v282}、R_{ε282}、R_{v283}、R_{ε283}、R_{v284}、R_{ε284}、R_{v285}、R_{ε285}、R_{v286}、R_{ε286}、R_{v287}、R_{ε287}、R_{v288}、R_{ε288}、R_{v289}、R_{ε289}、R_{v290}、R_{ε290}、R_{v291}、R_{ε291}、R_{v292}、R_{ε292}、R_{v293}、R_{ε293}、R_{v294}、R_{ε294}、R_{v295}、R_{ε295}、R_{v296}、R_{ε296}、R_{v297}、R_{ε297}、R_{v298}、R_{ε298}、R_{v299}、R_{ε299}、R_{v300}、R_{ε300}、R_{v301}、R_{ε301}、R_{v302}、R_{ε302}、R_{v303}、R_{ε303}、R_{v304}、R_{ε304}、R_{v305}、R_{ε305}、R_{v306}、R_{ε306}、R_{v307}、R_{ε307}、R_{v308}、R_{ε308}、R_{v309}、R_{ε309}、R_{v310}、R_{ε310}、R_{v311}、R_{ε311}、R_{v312}、R_{ε312}、R_{v313}、R_{ε313}、R_{v314}、R_{ε314}、R_{v315}、R_{ε315}、R_{v316}、R_{ε316}、R_{v317}、R_{ε317}、R_{v318}、R_{ε318}、R_{v319}、R_{ε319}、R_{v320}、R_{ε320}、R_{v321}、R_{ε321}、R_{v322}、R_{ε322}、R_{v323}、R_{ε323}、R_{v324}、R_{ε324}、R_{v325}、R_{ε325}、R_{v326}、R_{ε326}、R_{v327}、R_{ε327}、R_{v328}、R_{ε328}、R_{v329}、R_{ε329}、R_{v330}、R_{ε330}、R_{v331}、R_{ε331}、R_{v332}、R_{ε332}、R_{v333}、R_{ε333}、R_{v334}、R_{ε334}、R_{v335}、R_{ε335}、R_{v336}、R_{ε336}、R_{v337}、R_{ε337}、R_{v338}、R_{ε338}、R_{v339}、R_{ε339}、R_{v340}、R_{ε340}、R_{v341}、R_{ε341}、R_{v342}、R_{ε342}、R_{v343}、R_{ε343}、R_{v344}、R_{ε344}、R_{v345}、R_{ε345}、R_{v346}、R_{ε346}、R_{v347}、R_{ε347}、R_{v348}、R_{ε348}、R_{v349}、R_{ε349}、R_{v350}、R_{ε350}、R_{v351}、R_{ε351}、R_{v352}、R_{ε352}、R_{v353}、R_{ε353}、R_{v354}、R_{ε354}、R_{v355}、R_{ε355}、R_{v356}、R_{ε356}、R_{v357}、R_{ε357}、R_{v358}、R_{ε358}、R_{v359}、R_{ε359}、R_{v360}、R_{ε360}、R_{v361}、R_{ε361}、R_{v362}、R_{ε362}、R_{v363}、R_{ε363}、R_{v364}、R_{ε364}、R_{v365}、R_{ε365}、R_{v366}、R_{ε366}、R_{v367}、R_{ε367}、R_{v368}、R_{ε368}、R_{v369}、R_{ε369}、R_{v370}、R_{ε370}、R_{v371}、R_{ε371}、R_{v372}、R_{ε372}、R_{v373}、R_{ε373}、R_{v374}、R_{ε374}、R_{v375}、R_{ε375}、R_{v376}、R_{ε376}、R_{v377}、R_{ε377}、R_{v378}、R_{ε378}、R_{v379}、R_{ε379}、R_{v380}、R_{ε380}、R_{v381}、R_{ε381}、R_{v382}、R_{ε382}、R_{v383}、R_{ε383}、R_{v384}、R_{ε384}、R_{v385}、R_{ε385}、R_{v386}、R_{ε386}、R_{v387}、R_{ε387}、R_{v388}、R_{ε388}、R_{v389}、R_{ε389}、R_{v390}、R_{ε390}、R_{v391}、R_{ε391}、R_{v392}、R_{ε392}、R_{v393}、R_{ε393}、R_{v394}、R_{ε394}、R_{v395}、R_{ε395}、R_{v396}、R_{ε396}、R_{v397}、R_{ε397}、R_{v398}、R_{ε398}、R_{v399}、R_{ε399}、R_{v400}、R_{ε400}、R_{v401}、R_{ε401}、R_{v402}、R_{ε402}、R_{v403}、R_{ε403}、R_{v404}、R_{ε404}、R_{v405}、R_{ε405}、R_{v406}、R_{ε406}、R_{v407}、R_{ε407}、R_{v408}、R_{ε408}、R_{v409}、R_{ε409}、R_{v410}、R_{ε410}、R_{v411}、R_{ε411}、R_{v412}、R_{ε412}、R_{v413}、R_{ε413}、R_{v414}、R_{ε414}、R_{v415}、R_{ε415}、R_{v416}、R_{ε416}、R_{v417}、R_{ε417}、R_{v418}、R_{ε418}、R_{v419}、R_{ε419}、R_{v420}、R_{ε420}、R_{v421}、R_{ε421}、R_{v422}、R_{ε422}、R_{v423}、R_{ε423}、R_{v424}、R_{ε424}、R_{v425}、R_{ε425}、R_{v426}、R_{ε426}、R_{v427}、R_{ε427}、R_{v428}、R_{ε428}、R_{v429}、R_{ε429}、R_{v430}、R_{ε430}、R_{v431}、R_{ε431}、R_{v432}、R_{ε432}、R_{v433}、R_{ε433}、R_{v434}、R_{ε434}、R_{v435}、R_{ε435}、R_{v436}、R_{ε436}、R_{v437}、R_{ε437}、R_{v438}、R_{ε438}、R_{v439}、R_{ε439}、R_{v440}、R_{ε440}、R_{v441}、R_{ε441}、R_{v442}、R_{ε442}、R_{v443}、R_{ε443}、R_{v444}、R_{ε444}、R_{v445}、R_{ε445}、R_{v446}、R_{ε446}、R_{v447}、R_{ε447}、R_{v448}、R_{ε448}、R_{v449}、R_{ε449}、R_{v450}、R_{ε450}、R_{v451}、R_{ε451}、R_{v452}、R_{ε452}、R_{v453}、R_{ε453}、R_{v454}、R_{ε454}、R_{v455}、R_{ε455}、R_{v456}、R_{ε456}、R_{v457}、R_{ε457}、R_{v458}、R_{ε458}、R_{v459}、R_{ε459}、R_{v460}、R_{ε460}、R_{v461}、R_{ε461}、R_{v462}、R_{ε462}、R_{v463}、R_{ε463}、R_{v464}、R_{ε464}、R_{v465}、R_{ε465}、R_{v466}、R_{ε466}、R_{v467}、R_{ε467}、R_{v468}、R_{ε468}、R_{v469}、R_{ε469}、R_{v470}、R_{ε470}、R_{v471}、R_{ε471}、R_{v472}、R_{ε472}、R_{v473}、R_{ε473}、R_{v474}、R_{ε474}、R_{v475}、R_{ε475}、R_{v476}、R_{ε476}、R_{v477}、R_{ε477}、R_{v478}、R_{ε478}、R_{v479}、R_{ε479}、R_{v480}、R_{ε480}、R_{v481}、R_{ε481}、R_{v482}、R_{ε482}、R_{v483}、R_{ε483}、R_{v484}、R_{ε484}、R_{v485}、R_{ε485}、R_{v486}、R_{ε486}、R_{v487}、R_{ε487}、R_{v488}、R_{ε488}、R_{v489}、R_{ε489}、R_{v490}、R_{ε490}、R_{v491}、R_{ε491}、R_{v492}、R_{ε492}、R_{v493}、R_{ε493}、R_{v494}、R_{ε494}、R_{v495}、R_{ε495}、R_{v496}、R_{ε496}、R_{v497}、R_{ε497}、R_{v498}、R_{ε498}、R_{v499}、R_{ε499}、R_{v500}、R_{ε500}、R_{v501}、R_{ε501}、R_{v502}、R_{ε502}、R_{v503}、R_{ε503}、R_{v504}、R_{ε504}、R<

出力 M_{out} の電位を $V_{ref(w)} \cdot \alpha$ へと収束させる。このとき、電圧レンジが α と小さいので、オペアンプ OP_1 のみで駆動しても十分、高速動作が可能である。

【0043】また、このときコンパレータ CO_{1n} はオペアンプ OP_1 に対して、制御信号として“L”レベルの信号を出力し、その結果、図5のスイッチ SW_{n1} 、 SW_{n2} が電源電圧 VDD とつながり、図5の SW_{L1} 、 SW_{L2} がグラウンド電位 VSS につながり、オペアンプ OP_1 の入力側のバイアスは、トランジスタ $MP1$ 、 $MN1$ を介してバイアスされる。オペアンプ OP_1 の出力側は、トランジスタ $MP3$ 、 $MN3$ を介してバイアスされ、トランジスタ $MP2$ 、 $MP4$ 、 $MN2$ 、 $MN4$ は動作しないので、オペアンプ OP_1 は、低消費電力で、かつ発振に対する高い安定性を持つ。

【0044】しかしながら、オペアンプ OP_1 の出力 M_{out} が $V_{ref(w)} \cdot \alpha$ より小さい場合は電圧レンジが大きい。この場合には $V_{ref(w)} \cdot \alpha$ 付近の電位までコンパレータ CO_{1n} が制御信号として“H”レベルの信号を出す。これによって、オペアンプ OP_1 の内部に付加した SW_{n1} 、 SW_{n2} 、 SW_{L1} 、 SW_{L2} が切り替わってトランジスタ $MP2$ 、 $MP4$ 、 $MN2$ 、 $MN4$ をオン状態とするため、オペアンプ OP_1 のバイアス、出力段の能力が上がり、その結果、オペアンプ OP_1 の周波数特性、出力ドライブ能力が上がる。

【0045】やがて、オペアンプ OP_1 の出力 M_{out} の電位が $V_{ref(w)} \cdot \alpha$ 付近まで上昇すると、コンパレータ CO_{1n} が制御信号として“L”レベルの信号を出力して、オペアンプ OP_1 のトランジスタ $MP2$ 、 $MP4$ 、 $MN2$ 、 $MN4$ をオフ状態させる。これによってオペアンプ OP_1 のバイアス、出力段のトランジスタは、トランジスタの付加されない状態に戻り、低消費電力で、かつ発振に対する高い安定性を持つ状態となる。

【0046】次に、オペアンプ OP_1 の出力 M_{out} が $V_{ref(w)}$ より高い電位から $V_{ref(w)}$ へと電位が降下して収束する場合を説明する。このとき、オペアンプ OP_1 の出力 M_{out} の初期状態は電位が $V_{ref(w)} \cdot \alpha$ より高い場合、オペアンプ OP_1 のみ動作して、オペアンプ OP_1 の出力 M_{out} の電位を $V_{ref(w)} \cdot \alpha$ へと収束させる。このとき、電圧レンジが α と小さいので、先のオペアンプ OP_1 の出力 M_{out} が上昇した場合と同様に、オペアンプ OP_1 のみで駆動しても、高速動作が可能であり、かつ低消費電力で、かつ発振に対する高い安定性を持つ。

【0047】しかしながら、オペアンプ OP_1 の出力 M_{out} が $V_{ref(w)} \cdot \alpha$ より大きい場合、電圧レンジが大きい。この場合には、 $V_{ref(w)} \cdot \alpha$ 付近の電位まで、コンパレータ CO_{1n} が制御信号として“H”レベルの信号を出力して、オペアンプ OP_1 の内部に付加した SW_{n1} 、 SW_{n2} 、 SW_{L1} 、 SW_{L2} が切り替わってトランジスタ $MP2$ 、 $MP4$ 、 $MN2$ 、 $MN4$ をオン状態になる。これによってオペアンプ OP_1 のバイアス、出力段の能力が

上がり、その結果、オペアンプ OP_1 の周波数特性、出力ドライブ能力を上げる。

【0048】やがて、オペアンプ OP_1 の出力 M_{out} の電位が $V_{ref(w)} \cdot \alpha$ 付近まで降下すると、コンパレータ CO_{1n} が制御信号として“L”レベルの信号を出力して、オペアンプ OP_1 の内部に付加した SW_{n1} 、 SW_{n2} 、 SW_{L1} 、 SW_{L2} が切り替わってトランジスタ $MP2$ 、 $MP4$ 、 $MN2$ 、 $MN4$ がオフ状態となる。これによってオペアンプ OP_1 のバイアス、出力段のトランジスタは、トランジスタの付加されない状態に戻り、低消費電力で、かつ発振に対する高い安定性を持つ状態となる。

【0049】したがって、液晶表示駆動装置は、データが変更されない状態では、発振に対する高い安定性と消費電力でありながら、データが変更されるときに高速化できる。

【0050】動作をさらに詳しく説明する。オペアンプ OP_1 の出力 M_{out} の電位が電圧 $V_{ref(w)} \cdot \alpha$ より低い場合に、コンパレータ CO_{1n} は制御信号として“H”レベルの信号を出力し、コンパレータ CO_{1n} は制御信号として“L”レベルの信号を出力する。これにより、図5に示したオペアンプ OP_1 のスイッチ SW_{n1} 、 SW_{n2} 、 SW_{L1} 、 SW_{L2} が図6に示すように動作する。

【0051】この状態は、スイッチ SW_{n1} 、 SW_{L1} の動作によって、トランジスタ $MP2$ 、 $MN2$ のゲートにもバイアスP、バイアスNが印加されて、オペアンプ OP_1 の周波数特性が向上する。さらに、スイッチ SW_{n2} によってトランジスタ $MP4$ のゲートにも入力信号が印加されて出力電流能力が向上する。

【0052】これによって、オペアンプ OP_1 の出力 M_{out} は、 $V_{ref(w)} \cdot \alpha$ より低い電位から $V_{ref(w)} \cdot \alpha$ まで高速動作が可能となる。次に、オペアンプ OP_1 の出力 M_{out} の電位が電圧 $V_{ref(w)} \cdot \alpha$ と $V_{ref(w)}$ の間の場合には、コンパレータ CO_{1n} は制御信号として“L”レベルの信号を出力し、コンパレータ CO_{1n} は制御信号として“L”レベルの信号を出力する。これにより図6に示すように動作する。

【0053】この状態のときには、オペアンプ OP_1 の出力 M_{out} の基準電圧との電位差は 2α 以内であるので、オペアンプ OP_1 の能力を下げて低消費電力化させる。このとき、図5の差動バイアス回路はトランジスタ $MP1$ 、 $MN1$ 、出力用トランジスタ $MP3$ 、 $MN4$ で構成され、オペアンプ OP_1 の周波数特性、電流能力が共に小さい。しかし、差動増幅バイアス回路をトランジスタ $MP1$ 、 $MN1$ 、出力用トランジスタを $MP3$ 、 $MN4$ で構成できるので低消費電力化が可能となる。

【0054】また、オペアンプ OP_1 の出力 M_{out} の電位が電圧 $V_{ref(w)} \cdot \alpha$ より低い場合には、コンパレータ CO_{1n} は制御信号として“L”レベルの信号を出力し、コンパレータ CO_{1n} は制御信号として“H”レベルの信号を出力する。これにより図5に示したオペアンプ OP_1

のスイッチ SW_{n1} 、 SW_{n2} 、 SW_{L1} が図6に示すように動作する。さらに、スイッチ SW_{L1} によって出力用トランジスタがトランジスタ $MP3$ 、 $MP4$ となり、出力電流能力が向上する。

【0055】この状態は、スイッチ SW_{n1} 、 SW_{L1} の動作によって、トランジスタ $MP2$ 、 $MN2$ のゲートにもバイアス P 、バイアス N が印加されて、オペアンプ OP の周波数特性が向上する。これによって、オペアンプ OP の出力 M_{out} は $V_{REF(n), \alpha}$ より高い電位から $V_{REF(n), \alpha}$ まで高速動作が可能となる。

【0056】(実施の形態3) 図7と図8は本発明の(実施の形態3)の液晶表示駆動装置を示す。図7において、 R_{v0} 、 $R_{\epsilon 0}$ 、 R_{v1} 、 $R_{\epsilon 0}$ 、 \dots 、 R_{vn} 、 $R_{\epsilon n}$ 、 $R_{\epsilon n}$ 、 $R_{v(n-1)}$ 、 \dots 、 $R_{v(n-1)}$ 、 $R_{\epsilon(n-1)}$ 、 $R_{\epsilon(n-1)}$ 、 R_{vn} は、電源電圧 VDD とグラウンド電位 VSS の間の電位差を抵抗分圧して基準電圧を発生させるための抵抗、 $OP_0 \sim OP_{(n-1)}$ は、抵抗分圧された電圧 V_{REF0} 、 \dots 、 V_{REFn} 、 \dots 、 $V_{REF(n-1)}$ をバッファするオペアンプ、 $SW_0 \sim SW_0_{(n-1)}$ 、 \dots 、 $SW_n \sim SW_{n(n-1)}$ 、 \dots 、 $SW_{(N-1)} \sim SW_{(N-1)(n-1)}$ は、オペアンプ $OP_0 \sim OP_{(n-1)}$ の出力電圧を選択するための出力選択スイッチであって、端子 $OUT_0 \sim OUT_{(n-1)}$ から液晶パネル LCD に出力する。

【0057】 MN_n はゲートに基準電圧 $V_{REF0, \alpha}$ が印加されたN型MOSトランジスタ、 MP_L はゲートに基準電圧 $V_{REF0, \alpha}$ が印加されたP型MOSトランジスタであって、バッファ接続されたオペアンプ OP_0 の出力と電源電圧 VDD との間にトランジスタ MN_n の出力回路が介装されている。トランジスタ MP_L の出力回路はオペアンプ OP_0 の出力とグラウンド電位 VSS との間に介装されている。

【0058】以下、同様に、オペアンプ OP_n について、 MN_n はゲートに基準電圧 $V_{REF(n), \alpha}$ が印加されたN型MOSトランジスタ、 MP_L はゲートに基準電圧 $V_{REF(n), \alpha}$ が印加されたP型MOSトランジスタであって、バッファ接続されたオペアンプ OP_n の出力と電源電圧 VDD との間にトランジスタ MN_n の出力回路が介装されている。トランジスタ MP_L の出力回路はオペアンプ OP_n の出力とグラウンド電位 VSS との間に介装されている。

【0059】オペアンプ $OP_{(n-1)}$ について、 $MN_{(n-1)}$ はゲートに基準電圧 $V_{REF(n-1), \alpha}$ が印加されたN型MOSトランジスタ、 $MP_{(n-1)}$ はゲートに基準電圧 $V_{REF(n-1), \alpha}$ が印加されたP型MOSトランジスタであって、バッファ接続されたオペアンプ $OP_{(n-1)}$ の出力と電源電圧 VDD との間にトランジスタ $MN_{(n-1)}$ の出力回路が介装されている。トランジスタ $MP_{(n-1)}$ の出力回路はオペアンプ $OP_{(n-1)}$ の出力とグラウンド電位 VSS との間に介装されている。

【0060】図7において、オペアンプ OP_n に注目すると図8のように書ける。図8に示すように、抵抗 R_{1-} 、 R_{1-} 、 $R_{\epsilon n}$ 、 $R_{\epsilon n}$ は基準電圧を発生させる抵抗であり、抵抗 R_{1-3} と抵抗 $R_{\epsilon n} \sim R_{1-}$ で分圧した電圧 $V_{REF(n), \alpha}$ をトランジスタ MN_n のゲートに接続し、トランジスタ MN_n のドレインを電源電圧 VDD に、ソースをオペアンプ OP_n の出力 M_{out} に接続する。さらに、抵抗 R_{1-} と抵抗 $R_{\epsilon n}$ で分圧した電圧 $V_{REF(n), \alpha}$ をトランジスタ MP_L のゲートに接続し、トランジスタ MP_L のドレインをグラウンド電位 VSS に、ソースをオペアンプ OP_n の出力 M_{out} に接続する。また、 $R_{1-} \sim R_{\epsilon n}$ と $R_{\epsilon n} \sim R_{1-}$ で分圧した電圧 $V_{REF(n)}$ をオペアンプ OP_n の非反転入力(+)に印加し、オペアンプ OP_n をボルテージフォロアの構成として、スイッチ SW_n を介して出力する。また、スイッチ SW_n が選択されていないときには、スイッチ SW_n を介して、他のオペアンプの出力電圧 V_n が出力される。

【0061】このように構成された液晶表示装置について、以下にその動作を説明する。スイッチ SW_n が選択されていて、 $V_{REF(n)}$ 以外の電圧が出力されている状態から、スイッチ SW_n が選択されると、オペアンプ OP_n の出力電圧に $V_{REF(n)}$ が出力される。

【0062】この場合、オペアンプ OP_n の出力 M_{out} の電圧変化の仕方は、 $V_{REF(n)}$ より低い電圧から、 $V_{REF(n)}$ へと上昇する場合と $V_{REF(n)}$ より低い電圧から降下して収束する場合とがある。

【0063】まず、オペアンプ OP_n の出力 M_{out} が $V_{REF(n)}$ より低い電位から、 $V_{REF(n)}$ へと電位が上昇して収束する場合を説明する。このとき、トランジスタ MN_n のしきい値電圧を V_{thn} とすると、端子 OUT_n が、 $(V_{REF(n), \alpha} - V_{thn})$ より大きい場合、電圧レンジが $(\alpha - V_{thn})$ と小さいので、オペアンプ OP_n のみでも高速に $V_{REF(n)}$ に収束させることができる。

【0064】しかしながら、 $(V_{REF(n), \alpha} - V_{thn})$ より小さい場合は電圧レンジが大きい。この場合には、 $(V_{REF(n), \alpha} - V_{thn})$ までトランジスタ MN_n がオンし、電源電圧 VDD をオペアンプ OP_n の出力 M_{out} に供給し $(V_{REF(n), \alpha} - V_{thn})$ まで供給する。オペアンプ OP_n の出力 M_{out} が $(V_{REF(n), \alpha} - V_{thn})$ までくるとトランジスタ MN_n がオフし電源電圧 VDD から供給を断ち、 $(V_{REF(n), \alpha} - V_{thn})$ から $V_{REF(n)}$ までオペアンプ OP_n が収束させる。

【0065】次に、オペアンプ OP_n の出力 M_{out} が $V_{REF(n)}$ より高い電位から、 $V_{REF(n)}$ へと電位が降下して収束する場合を説明する。このとき、トランジスタ MP_L のしきい値電圧 V_{thn} とすると、オペアンプ OP_n の出力 M_{out} が、 $(V_{REF(n), \alpha} + V_{thn})$ よりも小さい場合、電圧レンジが $(-\alpha + V_{thn})$ と小さいので、オペアンプ OP_n のみでも高速に $V_{REF(n)}$ に収束させることができる。

〔0066〕しかしながら、 $(V_{REF(M-\alpha)} + V_{thn})$ より大きい場合は電圧レンジが大きい。この場合には、 $(V_{REF(M-\alpha)} + V_{thn})$ までトランジスタ $MP_{L(M)}$ がオンし、グランド電位 VSS をオペアンプ OP_M の出力 M_{out} に供給し $(V_{REF(M-\alpha)} + V_{thn})$ まで供給する。オペアンプ OP_M の出力 M_{out} が $(V_{REF(M-\alpha)} + V_{thn})$ までくるとトランジスタ $MP_{L(M)}$ がオフしグランド電位 VSS から供給を断ち、 $(V_{REF(M-\alpha)} - V_{thn})$ から $V_{REF(M)}$ までオペアンプ OP_M が収束させる。

〔0067〕

〔発明の効果〕 以上のように本発明によると、コンパレータ及び電源とオペアンプ間のトランジスタを新たにシステムに付加したことによって、データが変化しない状態ではコンパレータ及び追加したトランジスタは動作しないので、従来と同等の安定性、消費電力でありながら、データが変化する状態では、このコンパレータがスイッチを介して、電源電圧 VDD またはグランド電位 VSS から出力電圧が V_{ref} 付近まで高速に供給する、もしくは、追加したトランジスタが電源電圧 VDD またはグランド電位 VSS から $(V_{REF} + V_{thn} + \alpha)$ または $(V_{REF} - V_{thn} - \alpha)$ まで供給することによって、オペアンプの能力には依存させないで高速化することが可能となる。

〔図面の簡単な説明〕

〔図1〕本発明の（実施の形態1）における液晶表示駆動装置のブロック図

〔図2〕同実施の形態の説明図

〔図3〕本発明の（実施の形態2）における液晶表示駆動装置のブロック図

〔図4〕同実施の形態の説明図

〔図5〕同実施の形態のオペアンプの回路図

*〔図6〕同実施の形態のコンパレータの各出力状態と各スイッチの切り替え状態の関係図

〔図7〕本発明の（実施の形態3）における液晶表示駆動装置のブロック図

〔図8〕同実施の形態の説明図

〔図9〕従来の液晶表示駆動装置の構成図

〔図10〕同従来例の説明図

〔符号の説明〕

VDD 電源電圧

10 VSS グランド電位

out0からout(N-1), OUT, 液晶表示駆動装置の出力端子

$V_{REF(0)} \sim V_{REF(N)}$ VDD と VSS を $R_0 \sim R_N$ で分圧した電圧のN番目の電圧

$V_{REF(N)}$ VDD と VSS を抵抗 $R_0 \sim R_N$ と抵抗 $R_{(N-1)}$ と R_N で分圧した電圧

V_0 $V_{REF(N)}$ 以外の $V_{REF(0)}$ から $V_{REF(N-1)}$ の中のうちの1つの電圧

$V_{REF(M-\alpha)}$ $V_{REF(M)}$ より $\alpha (>0)$ 高い電圧

20 $V_{REF(M-\alpha)}$ $V_{REF(M)}$ より $\alpha (>0)$ 低い電圧

$OP_0 \sim OP_{(N-1)}$, OP_M オペアンプ

$SW_0 \sim SW_{(N-1)}$, SW_M スイッチ

SW_{H1} , SW_{L1} スイッチ

CO_{H1} , CO_{L1} コンパレータ

SW_{H2} , SW_{L2} スイッチ

SW_{L1} , SW_{L2} スイッチ

$MP1 \sim MP4$ P型MOSトランジスタ


$MN1 \sim MN4$ N型MOSトランジスタ

$MP_{L0} \sim MP_{L(N-1)}$ P型MOSトランジスタ


30 $MN_{H0} \sim MN_{H(N-1)}$ N型MOSトランジスタ

*


〔図1〕



【図2】



【圖3】




【図6】

CO#	CO#	SIN	SEQ	SEL1	SEL2	14"フック0.06mの消費電圧	14"フック0.06mの能力
L	-	YD0	YD0	VSS	VSS	小	小
L	H	A"172P	HP3"ゲート電圧	A"172L	VSS	大	大
H	L	A"172P	VDD	A"172L	HP3"ゲート電圧	大	大
H	H	-	-	-	-	-	-

The diagram shows a multi-bit DAC architecture. A vertical stack of resistors connects \$V_{DD}\$ to \$V_{SS}\$. The nodes between the resistors are labeled \$R_{1,2}\$, \$V_{REF}(n-1)\$, \$V_{REF}(n)\$, \$V_{REF}(n+1)\$, and \$R_{N,2}\$. Each node is buffered by an operational amplifier (\$OP_0\$, \$OP_n\$, \$OP(n-1)\$). The outputs of these buffers are combined at a summing point \$M_{out}\$. This summing point is connected to a switch \$SW_H\$ and a load consisting of a capacitor \$C_{out}(M)\$ and a resistor \$R_{out}(M)\$ in parallel, which is connected to ground (\$V_{SS}\$). Another switch \$SW_O\$ is connected from the output node to \$V_0\$.

[illegible]

{図10}



フロントページの続き

(51)Int.Cl.

識別記号

F I

テーマコード (参考)

G 0 9 G 3/20

G 0 9 G 3/20

6 2 3 F

// H 0 3 K 17/00

H 0 3 K 17/00

M

(72)発明者 中島 香

大阪府門真市大字門真1006番地 松下シス
テムテクノ株式会社内

F ターム (参考) 2H093 NA10 NA80 NC25 ND32 ND39

ND48

5C006 AA16 AF45 AF54 AF64 AF69

AF75 AF83 BB11 BC12 BF14

BF24 BF25 BF34 BF43 FA47

FA56

5C080 AA10 BB05 DD08 DD09 DD26

EE29 FF03 FF09 JJ02 JJ03

KK07

5J055 AX00 AX02 AX13 BX02 BX09

BX16 CX30 DX22 DX56 DX73

DX83 EX07 EY01 EY10 EY21

EZ07 EZ09 EZ51 FX18 FX38

GX00 GX01 GX02

*** NOTICES ***

JPO and NCIP are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2. **** shows the word which can not be translated.

3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] Two or more switches which are the liquid crystal display driving gears which supply the multiple-value electrical potential difference which generates two or more electrical potential differences which drive a liquid crystal panel, and corresponded to the number of data lines of a liquid crystal panel, Two or more operational amplifiers which supply an electrical potential difference to said two or more switches, and the resistance for giving reference voltage to said two or more operational amplifiers, Two or more comparators which act as the monitor of the output of two or more of said operational amplifiers, It has the output of two or more of said operational amplifiers, and two or more switches infixed between ground potential between the output of two or more of said operational amplifiers, and supply voltage. The liquid crystal display driving gear constituted so that said two or more comparators might change said two or more switches at the time of data modification and the output voltage to a liquid crystal panel might be completed as it.

[Claim 2] The liquid crystal display driving gear according to claim 1 characterized by being a low power equivalent to a current at the time of the stationary of two or more of said operational amplifiers at the time of the stationary which the output current over the convergence time amount at the time of data modification is equipped with the capacity beyond the output current of

two or more of said operational amplifiers, and does not have data modification.

[Claim 3] Two or more switches which are the liquid crystal display driving gears which supply the multiple-value electrical potential difference which generates two or more electrical potential differences which drive a liquid crystal panel, and corresponded to the number of data lines of a liquid crystal panel, Two or more operational amplifiers supplied to said two or more switches, and the resistance for giving reference voltage to said two or more operational amplifiers, Have two or more comparators which act as the monitor of the output of two or more of said operational amplifiers, and the output voltage of two or more of said operational amplifiers is received. By increasing the bias of two or more of said operational amplifiers, and the capacity of the transistor which constitutes an output stage with said two or more comparators only at the time of data modification The liquid crystal display driving gear constituted so that the capacity of two or more of said operational amplifiers might be increased and the output voltage of two or more of said operational amplifiers might be completed.

[Claim 4] The liquid crystal display driving gear according to claim 3 constituted so that the capacity of said transistor which constitutes bias and an output stage might be increased, the capacity of said transistor of bias and an output stage might be reduced at the time of a steady state without data modification and said two or more operational amplifiers might supply a low power and the stable electrical potential difference which is hard to oscillate, only when there was data modification.

[Claim 5] Two or more switches which are the liquid crystal display driving gears which supply the multiple-value electrical potential difference which generates two or more electrical potential differences which drive a liquid crystal panel, and corresponded to the number of data lines of a liquid crystal panel, Two or more operational amplifiers OP0-OP (N-1) supplied to said two or more switches, The resistance for giving reference voltage VREF (0) - VREF (N-1) to said two or more operational amplifiers, Two or more N-channel MOS transistors infixed between the output of two or more of said operational amplifiers, and the power

source, It has two or more P-channel MOS transistors between the output of two or more of said operational amplifiers, and ground potential. one electrical potential difference $V_{REF}(X)$ in the electrical potential difference V_{REF} of the request for driving a liquid crystal panel (0) - $V_{REF}(N-1)$ -- this electrical potential difference $V_{REF}(X)$ -- an electrical potential difference only with the high threshold electrical potential difference V_{thp} of two or more of said P-channel MOS transistors -- or From $V_{REF}(X)$ of an electrical potential difference, to near [where only the threshold electrical potential difference V_{thn} of the N-channel MOS transistor is low] an electrical potential difference It is made to converge with supply voltage or ground potential in addition to the drive of two or more of said operational amplifiers. The liquid crystal display driving gear constituted after that so that the output voltage of two or more of said operational amplifiers might be completed as the desired electrical potential difference $V_{REF}(X)$ by the drive of a part for V_{thp} for a threshold electrical potential difference of said two or more P-channel MOS or the N-channel MOS transistor, or V_{thn} , and two or more of said operational amplifiers.

[Translation done.]

* NOTICES *

JPO and NCIP are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the liquid crystal display driving gear which drives a liquid crystal panel.

[0002]

[Description of the Prior Art] Drawing 9 shows the conventional liquid crystal display driving gear. $R_0, R_1, \dots, R_M, R_{(M+1)}, \dots, R_N$ The resistance for carrying out resistance partial pressure of the potential difference between supply voltage V_{DD} and ground potential V_{SS} , and generating reference voltage, and $OP_0-OP_{(N-1)}$ The operational amplifier which carries out the buffer of the electrical potential difference V_{REF0} by which resistance partial pressure was carried out - the $V_{REF} (N-1)$, $SW_{00}-SW_0 (N-1)$, and ... $SW_{M0}-SW_M (N-1)$, and ... $SW_{(N-1)0}-SW_{(N-1)} (N-1)$ It is an output selection switch for outputting the output voltage of operational amplifiers $OP_0-OP_{(N-1)}$. An impedance is changed for an electrical potential difference $V_{REF0} - V_{REF} (N-1)$ with operational amplifiers $OP_0-OP_{(N-1)}$. A desired electrical potential difference (following, $V_{REF} (X)$) is outputted to a liquid crystal panel through Terminals $OUT_0-OUT_{(N-1)}$ from the output selection switches $SW_{00}-SW_0 (N-1)$ and the switch (following, SW_X) with which it is chosen of the $-SW(s) (N-1) (N-1)$.

[0003]

[Problem(s) to be Solved by the Invention] In order to use a liquid crystal panel for a pocket device or a personal digital assistant, in addition to a voltage output highly precise as a liquid crystal display driving gear, a high-speed drive and a low power are required.

[0004] When it changes from switches other than Switch SW_X to SW_X with this conventional configuration, it is difficult to drive only by the capacity of operational amplifiers $OP_0-OP_{(N-1)}$, and to fill both a low power and a high-speed drive.

[0005] Furthermore, since the configuration of a voltage follower is taken, if a high speed is made to drive, it will be easy to oscillate operational amplifiers

OP0-OP (N-1). This invention aims at offering a high-speed drive, a low power, and the stable liquid crystal display driving gear that is not oscillated.

[0006]

[Means for Solving the Problem] The liquid crystal display driving gear of this invention according to claim 1 Two or more switches which are the liquid crystal display driving gears which supply the multiple-value electrical potential difference which generates two or more electrical potential differences which drive a liquid crystal panel, and corresponded to the number of data lines of a liquid crystal panel, Two or more operational amplifiers which supply an electrical potential difference to said two or more switches, and the resistance for giving reference voltage to said two or more operational amplifiers, Two or more comparators which act as the monitor of the output of two or more of said operational amplifiers, It has the output of two or more of said operational amplifiers, and two or more switches infixed between ground potential between the output of two or more of said operational amplifiers, and supply voltage. It is characterized by constituting so that said two or more comparators may change said two or more switches at the time of data modification and the output voltage to a liquid crystal panel may be completed as it.

[0007] At the time of the stationary which the output current over the convergence time amount at the time of data modification of this invention according to claim 2 is equipped with the capacity beyond the output current of two or more of said operational amplifiers, and does not still more specifically have data modification in claim 1 like, it is characterized by being a low power equivalent to a current at the time of the stationary of two or more of said operational amplifiers.

[0008] According to this configuration, it can accelerate without being dependent on the capacity of an operational amplifier, a high speed and the stability of not oscillating are filled to coincidence, and since the power consumption for improvement in the speed is only an inserted part of a comparator, it is further realizable by about several microampere.

[0009] The liquid crystal display driving gear of this invention according to claim 3 Two or more switches which are the liquid crystal display driving gears which supply the multiple-value electrical potential difference which generates two or more electrical potential differences which drive a liquid crystal panel, and corresponded to the number of data lines of a liquid crystal panel, Two or more operational amplifiers supplied to said two or more switches, and the resistance for giving reference voltage to said two or more operational amplifiers, Have two or more comparators which act as the monitor of the output of two or more of said operational amplifiers, and the output voltage of two or more of said operational amplifiers is received. By increasing the bias of two or more of said operational amplifiers, and the capacity of the transistor which constitutes an output stage with said two or more comparators only at the time of data modification The capacity of two or more of said operational amplifiers is increased, and it is characterized by constituting so that the output voltage of two or more of said operational amplifiers may be completed.

[0010] Like, only when [of this invention / according to claim 4] there is data modification in claim 3, the capacity of said transistor which constitutes bias and an output stage is increased, the capacity of said transistor of bias and an output stage is reduced at the time of a steady state without data modification, and it is still more specifically characterized by constituting so that said two or more operational amplifiers may supply a low power and the stable electrical potential difference which is hard to oscillate.

[0011] According to this configuration, the capacity of an operational amplifier is changed, bias and the transistor capacity of an output stage are increased, by high-speed operation and the steady state, bias and the transistor capacity of an output stage can be reduced, and a low power and operational stability can be reconciled according to a transient.

[0012] The liquid crystal display driving gear of this invention according to claim 5 Two or more switches which are the liquid crystal display driving gears which supply the multiple-value electrical potential difference which generates two or

more electrical potential differences which drive a liquid crystal panel, and corresponded to the number of data lines of a liquid crystal panel, Two or more operational amplifiers OP0-OP (N-1) supplied to said two or more switches, The resistance for giving reference voltage VREF (0) - VREF (N-1) to said two or more operational amplifiers, Two or more N-channel MOS transistors infixed between the output of two or more of said operational amplifiers, and the power source, It has two or more P-channel MOS transistors between the output of two or more of said operational amplifiers, and ground potential. one electrical potential difference VREF (X) in the electrical potential difference VREF of the request for driving a liquid crystal panel (0) - VREF (N-1) -- this electrical potential difference VREF (X) -- an electrical potential difference only with the high threshold electrical potential difference Vthp of two or more of said P-channel MOS transistors -- or From VREF (X) of an electrical potential difference, to near [where only the threshold electrical potential difference Vthn of the N-channel MOS transistor is low] an electrical potential difference It is made to converge with supply voltage or ground potential in addition to the drive of two or more of said operational amplifiers. It is characterized by constituting so that the output voltage of two or more of said operational amplifiers may be completed as the desired electrical potential difference VREF (X) after that by the drive of a part for Vthp for a threshold electrical potential difference of said two or more P-channel MOS or the N-channel MOS transistor, or Vthn, and two or more of said operational amplifiers.

[0013] According to this configuration, at the time of a stationary without data modification, even if it is the same capacity as the former, since it is good, it becomes accelerable and it becomes possible of the drive of operational amplifiers OP0-OP (N-1) that it is good to the same extent [the potential difference (Vthp+alpha), or (Vthn+alpha) power consumption and the stability over an oscillation of operational amplifiers OP0-OP (N-1)] as the former.

[0014]

[Embodiment of the Invention] Hereafter, the gestalt of each operation of this

invention is explained based on drawing 1 R> 1 - drawing 8 . In addition, the liquid crystal display driving gear of the conventional example shown in drawing 9 can be written like drawing 10 , if it observes about an operational amplifier OPM. Here, V0 takes as electrical potential differences other than VREFM of VREF (0) - the VREF(s) (N-1), and SW0 is taken as switches other than the switch SWM of the switches SW0-SW (N-1).

[0015] (Gestalt 1 of operation) If drawing 1 shows the liquid crystal display driving gear of the (gestalt 1 of operation) of this invention and observes an operational amplifier OPM, it can be written like drawing 2 .

[0016] The conventional operational amplifiers OP0-OP (N-1) up and down Comparators COH0-COH (N-1), COL0-COL (N-1) are inserted. Comparators COH0-COH (N-1), Supply voltage VDD or ground potential VSS drives [the output of COL0-COL (N-1)] the output voltage of operational amplifiers OP0-OP (N-1) to near the electrical potential difference VREFX through Switches SWH0-SWH (N-1), and SWL0-SWL (N-1).

[0017] drawing 1 -- setting -- Rv0, Rpepsilon0, Rv1, and Rn -- epsilon0, ..., RvM, and RpepsilonM RnepsilonM Rv (M+1), ..., Rv (N-1), Rpepsilon (N-1), Rnepsilon (N-1), and RvN The resistance for carrying out resistance partial pressure of the potential difference between supply voltage VDD and ground potential VSS, and generating reference voltage, and OP0-OP (N-1) The electrical potential difference VREF0 by which resistance partial pressure was carried out, ..., VREFM, ..., the operational amplifier that carries out the buffer of the VREF (N-1), SW00-SW0 (N-1), and ... SWM0-SWM (N-1), and ... SW (N-1)0-SW (N-1) (N-1) It is an output selection switch for choosing the output voltage of operational amplifiers OP0-OP (N-1), and outputs to liquid crystal panel LCD from Terminals OUT0-OUT (N-1).

[0018] The comparator with which COH0 compares the output voltage and reference voltage VREF (0+alpha) of an operational amplifier OP0, The switch with which SWH0 was infixed between supply voltage VDD and the output of an operational amplifier OP0, The comparator with which COL0 compares the

output voltage and reference voltage V_{REF} ($0-\alpha$) of an operational amplifier OP_0 , SWL_0 is the switch infixed between ground potential V_{SS} and the output of an operational amplifier OP_0 , closing motion is changed with the output of a comparator COL_0 , and, as for a switch SWH_0 , closing motion is changed with the output of a comparator COH_0 , as for a switch SWL_0 .

[0019] The comparator with which CO_{HM} compares the output voltage and reference voltage V_{REF} ($M+\alpha$) of an operational amplifier OP_M about an operational amplifier OP_M similarly hereafter, The switch with which SW_{HM} was infixed between supply voltage V_{DD} and the output of an operational amplifier OP_M , The comparator with which COL_M compares the output voltage and reference voltage V_{REF} ($M-\alpha$) of an operational amplifier OP_M , SW_{LM} is the switch infixed between ground potential V_{SS} and the output of an operational amplifier OP_0 , closing motion is changed with the output of Comparator COL_M , and, as for Switch SW_{HM} , closing motion is changed with the output of Comparator CO_{HM} , as for Switch SW_{LM} .

[0020] The comparator with which COH ($N-1$) compares the output voltage and reference voltage V_{REF} ($N-1$) ($+\alpha$) of an operational amplifier OP ($N-1$) about an operational amplifier OP ($N-1$), The switch with which SWH ($N-1$) was infixed between supply voltage V_{DD} and the output of an operational amplifier OP ($N-1$), The comparator with which COL ($N-1$) compares the output voltage and reference voltage V_{REF} ($N-1$) ($-\alpha$) of an operational amplifier OP ($N-1$), SWL ($N-1$) is the switch infixed between ground potential V_{SS} and the output of an operational amplifier OP ($N-1$). Closing motion is changed with the output of Comparator COL ($N-1$), and, as for Switch SWH ($N-1$), closing motion is changed with the output of Comparator COH ($N-1$), as for Switch SWL ($N-1$).

[0021] As shown in drawing 2 , R_{1_1} , R_{2_1} , $R_{\epsilon 1}$, and $R_{\epsilon 2}$ are resistance which generates reference voltage V_{REF} (M). The electrical potential difference V_{REF} ($M+\alpha$) pressured partially by resistance R_{1_1} and resistance $R_{\epsilon 1}-R_{2_1}$ is inputted into the inversed input terminal ($-$) of Comparator COH . The electrical potential difference V_{REF} (M) pressured

partially by resistance $R1_1$ - $R_{\epsilon 1}$ and resistance $R_{\epsilon 2}$ - $R2_1$ is inputted into the non-inversed input terminal (+) of an operational amplifier OPM. The electrical potential difference V_{REF} (M- α) pressured partially by resistance $R1_1$ - $R_{\epsilon 2}$ and resistance $R2_1$ is inputted into the inversed input terminal (-) of Comparator COLM.

[0022] An operational amplifier OPM takes a voltage follower configuration, and the output M_{out} of an operational amplifier OPM supplies an electrical potential difference V_{REF} (M) to the non-inversed input terminal (+) of Comparator COHM, the non-inversed input terminal (+) of Comparator COLM, and Switch SWM.

[0023] Comparators COHM and COLM use supply voltage V_{DD} and ground potential V_{SS} for a high speed, and complete the output M_{out} of an operational amplifier OPM as it. SWM and SW0 are the switches for an output change of the output M_{out} of an operational amplifier OPM, and the output voltage V_0 of other operational amplifiers.

[0024] Thus, the actuation is explained about the constituted liquid crystal display driving gear. If the switch SW0 is chosen and Switch SWM is chosen from the condition that V_0 electrical potential difference is outputted to Terminal OUTM, the output voltage V_{REF} of an operational amplifier OPM (M) will be outputted.

[0025] In this case, from the case where potential rises to V_{REF} (M) and it converges from potential lower than V_{REF} (M), and potential higher than V_{REF} (M), potential may descend to V_{REF} (M) and the method of change of the electrical potential difference of the output M_{out} of an operational amplifier OPM may be converged.

[0026] First, the case where potential rises to V_{REF} (M) and it converges from potential with the output M_{out} of an operational amplifier OPM lower than V_{REF} (M) is explained. At this time, only an operational amplifier OPM operates and the initial state of the output M_{out} of an operational amplifier OPM completes the potential of an output M_{out} to V_{REF} (M), when potential is higher than V_{REF} (M- α). Since an electrical-potential-difference range is as small as a potential α volt at this time, even if it drives with the output M_{out} of an operational

amplifier OPM, high-speed operation is possible enough. α volt is $V_{REF}(M+\alpha)-V_{REF}(M) = \alpha V_{REF}(M)-V_{REF}(M-\alpha) = \alpha V_{REF}(M)$. It is α .

[0027] However, when the output M_{out} of an operational amplifier OPM is smaller than $V_{REF}(M-\alpha)$, an electrical-potential-difference range is large. In this case, Comparator COLM makes Switch SWHM turn on to the potential near $V_{REF}(M-\alpha)$, and supply voltage V_{DD} is supplied until it becomes an electrical potential difference near $V_{REF}(M-\alpha)$ to an output M_{out} .

[0028] When the electrical potential difference of the output M_{out} of an operational amplifier OPM turns into an electrical potential difference near $V_{REF}(M-\alpha)$, Comparator COLM turns off Switch SWHM and the supply from supply voltage V_{DD} is cut. Then, with an operational amplifier OPM, it is made to go up to the $V_{REF}(M)$ potential from $V_{REF}(M-\alpha)$, and Terminal $OUTM$ is converged on an electrical potential difference $V_{REF}(M)$.

[0029] Thus, only when [big, Transient M_{out} , i.e. an output,] changing, in order to supply supply voltage V_{DD} with Comparator COLM, it becomes accelerable though it is the capacity of the operational amplifier OPM equivalent to the former.

[0030] Next, the case where potential descends to $V_{REF}(M)$ and it converges from potential with the output M_{out} of an operational amplifier OPM higher than $V_{REF}(M)$ is explained. At this time, only an operational amplifier OPM operates and the initial state of Terminal $OUTM$ completes the potential of Terminal $OUTM$ to $V_{REF}(M)$, when potential is lower than $V_{REF}(M+\alpha)$. At this time, even if an electrical-potential-difference range drives only with potential α and the small operational amplifier OPM, high-speed operation is fully possible.

[0031] However, when the output M_{out} of an operational amplifier OPM is larger than $V_{REF}(M+\alpha)$, an electrical-potential-difference range is large. In this case, it supplies until Comparator COHM makes Switch SWLM turn on and ground potential V_{SS} serves as an electrical potential difference near $V_{REF}(M-\alpha)$ to an output M_{out} to the potential near $V_{REF}(M-\alpha)$.

[0032] When the electrical potential difference of the output M_{out} of an operational amplifier OPM turns into an electrical potential difference near V_{REF}

(M+alpha), Comparator COHM makes Switch SWLM turn off and cuts the supply from ground potential VSS. Then, with an operational amplifier OPM, it is made to go up from VREF (M-alpha) to VREF (M), and the output Mout of an operational amplifier OPM is converged on an electrical potential difference VREF (M).

[0033] (Gestalt 2 of operation) Drawing 3 - drawing 6 show the liquid crystal display driving gear of the (gestalt 2 of operation) of this invention. Drawing 3 shows the liquid crystal display driving gear of the (gestalt 2 of operation) of this invention. Operational amplifiers OP0-OP (N-1) up and down Comparators COH0-COH (N-1), By inserting COL0-COL (N-1), and inputting the output of this comparator into operational amplifiers OP0-OP (N-1) It differs from the former in that the bias of operational amplifiers OP0-OP (N-1) and the transistor capacity of an output stage are changed in the time of a transient and a steady state.

[0034] drawing 3 -- setting -- Rv0, Rpepsilon0, Rv1, and Rn -- epsilon0, ..., RvM, and RpepsilonM RnepsilonM Rv (M+1), ..., Rv (N-1), Rpepsilon (N-1), Rnepsilon (N-1), and RvN The resistance for carrying out resistance partial pressure of the potential difference between supply voltage VDD and ground potential VSS, and generating reference voltage, and OP0-OP (N-1) The electrical potential difference VREF0 by which resistance partial pressure was carried out, ..., VREFM, ..., the operational amplifier that carries out the buffer of the VREF (N-1), SW00-SW0 (N-1), and ... SWM0-SWM (N-1), and ... SW (N-1)0-SW (N-1) (N-1) It is an output selection switch for choosing the output voltage of operational amplifiers OP0-OP (N-1), and outputs to liquid crystal panel LCD from Terminals OUT0-OUT (N-1).

[0035] The comparator with which COH0 compares the output voltage and reference voltage VREF (0+alpha) of an operational amplifier OP0, and COL0 are comparators which compare the output voltage and reference voltage VREF (0-alpha) of an operational amplifier OP0, and the capacity of an operational amplifier OP0 is controlled by the output of comparators COH0 and COL0. this (gestalt 2 of operation) -- the concrete configuration of an operational amplifier

OP0 is mentioned later.

[0036] Hereafter, similarly, about the operational amplifier OPM, the comparator with which COHM compares the output voltage and reference voltage VREF (M+alpha) of an operational amplifier OPM, and COLM are comparators which compare the output voltage and reference voltage VREF (M-alpha) of an operational amplifier OPM, and the capacity of an operational amplifier OPM is controlled by the output of Comparators COHM and COLM.

[0037] The comparator with which COH (N-1) compares the output voltage and reference voltage VREF (N-1) of an operational amplifier OP (N-1) about an operational amplifier OP (N-1), COL (N-1) is a comparator which compares the output voltage and reference voltage VREF (N-1) (-alpha) of an operational amplifier OP (N-1), and is controlling the capacity of an operational amplifier OP (N-1) by the output of Comparators COH (N-1) and COL (N-1).

[0038] If an operational amplifier OPM is observed, drawing 3 can be written like drawing 4 . As shown in drawing 4 , R1_2, R2_2, RpepsilonM, and RnepsilonM are resistance which generates reference voltage. The electrical potential difference VREF (M+alpha) pressured partially by resistance R1_2 and resistance RpepsilonM-R 2_2 is inputted into the reversal input (-) of Comparator COHM. The electrical potential difference VREF (M) pressured partially by resistance R1_2 - RpepsilonM, and resistance RnepsilonM-R 2_2 was inputted into the noninverting input (+) of an operational amplifier OPM, and it has inputted into resistance R1_2 - RnepsilonM, and the electrical potential difference VREF (M-alpha) pressured partially by resistance R2_2. COHM and COLM are the comparators for changing capacity to a slow mode, after converging on fast mode, in order to complete the operational amplifier output Mout as a high speed.

[0039] The operational amplifier OPM is constituted as shown in drawing 5 . The operational amplifier OPM consists of the differential amplifier section which consists of P-channel MOS transistors MP1, MP2, MP5, and MP6 and N-channel MOS transistors MN1, MN2, MN5, and MN6, a control circuit 100, and P-channel MOS transistor MP3, and MP4 and the output stage which consists of N-channel

MOS transistors MN3 and MN4. A control circuit 100 constitutes AB class circuit of an operational amplifier, and this circuit determines transistor MP3, the consumed electric current of MN3, and current capacity.

[0040] Thus, the actuation is explained about the constituted liquid crystal display driving gear. If the switch SW0 is chosen and Switch SWM is chosen as the output Mout of an operational amplifier OPM from the condition that the electrical potential difference V0 is outputted, the output voltage VREF of an operational amplifier OPM (M) will be outputted.

[0041] In this case, from potential higher than the case where potential rises to VREF (M) and it converges from potential lower than VREF (M), and VREF (M), potential may descend to VREF (M) and the method of change of the electrical potential difference of the output Mout of an operational amplifier OPM may be converged.

[0042] First, the case where potential rises to VREF (M) and it converges from potential with the output Mout of an operational amplifier OPM lower than VREF (M) is explained. At this time, only an operational amplifier OPM operates and the initial state of the output Mout of an operational amplifier OPM completes the potential of the output Mout of an operational amplifier OPM to VREF (M), when potential is higher than VREF (M-alpha). Since an electrical-potential-difference range is as small as alpha at this time, even if it drives only with an operational amplifier OPM, high-speed operation is possible enough.

[0043] Moreover, at this time, to an operational amplifier OPM, the signal of "L" level is outputted as a control signal, consequently the switches SWH1 and SWH2 of drawing 5 are connected with supply voltage VDD, SWL1 and SWL2 of drawing 5 are connected with ground potential VSS, and bias of the bias of the input side of an operational amplifier OPM is carried out for Comparator COLH through transistors MP1 and MN1. Since bias of the output side of an operational amplifier OPM is carried out through transistor MP3 and MN3 and transistors MP2, MP4, MN2, and MN4 do not operate, an operational amplifier OPM is a low power, and has the high stability over an oscillation.

[0044] However, when the output M_{out} of an operational amplifier OPM is smaller than $V_{REF} (M-\alpha)$, an electrical-potential-difference range is large. In this case, Comparator COHM takes out the signal of "H" level as a control signal to the potential near $V_{REF} (M-\alpha)$. In order for SWH1, SWH2, SWL1, and SWL2 which were added to the interior of an operational amplifier OPM to change and to make transistors MP2, MP4, MN2, and MN4 into an ON state by this, the bias of an operational amplifier OPM and the capacity of an output stage are improved, consequently the frequency characteristics of an operational amplifier OPM and output drive capacity are improved.

[0045] Soon, if the potential of the output M_{out} of an operational amplifier OPM rises to near $V_{REF} (M-\alpha)$, Comparator COHM will output the signal of "L" level as a control signal, and the OFF state of the transistors MP2, MP4, MN2, and MN4 of an operational amplifier OPM will be carried out. The bias of an operational amplifier OPM and the transistor of an output stage will be in the condition of being return and a low power and having the high stability over an oscillation in the condition that a transistor is not added, by this.

[0046] Next, the case where potential descends to $V_{REF} (M)$ and it converges from potential with the output M_{out} of an operational amplifier OPM higher than $V_{REF} (M)$ is explained. At this time, only an operational amplifier OPM operates and the initial state of the output M_{out} of an operational amplifier OPM completes the potential of the output M_{out} of an operational amplifier OPM to $V_{REF} (M)$, when potential is higher than $V_{REF} (M+\alpha)$. Since an electrical-potential-difference range is as small as α at this time, even if the output M_{out} of the previous operational amplifier OPM rises and it drives only with an operational amplifier OPM like a case, high-speed operation is possible, and it is a low power, and has the high stability over an oscillation.

[0047] However, when the output M_{out} of an operational amplifier OPM is larger than $V_{REF} (M+\alpha)$, an electrical-potential-difference range is large. In this case, to the potential near $V_{REF} (M+\alpha)$, Comparator COLM outputs the signal of "H" level as a control signal, SWH1, SWH2, SWL1, and SWL2 which

were added to the interior of an operational amplifier OPM change, and transistors MP2, MP4, MN2, and MN4 are turned on. The bias of an operational amplifier OPM and the capacity of an output stage are improved by this, consequently the frequency characteristics of an operational amplifier OPM and output drive capacity are gone up.

[0048] Soon, if the potential of the output Mout of an operational amplifier OPM descends to near $V_{REF} (M+\alpha)$, Comparator COLM outputs the signal of "L" level as a control signal, SWH1, SWH2, SWL1, and SWL2 which were added to the interior of an operational amplifier OPM will change, and transistors MP2, MP4, MN2, and MN4 will be in an OFF state. The bias of an operational amplifier OPM and the transistor of an output stage will be in the condition of being return and a low power and having the high stability over an oscillation in the condition that a transistor is not added, by this.

[0049] Therefore, in the condition that data are not changed, though it is the high stability and power consumption to an oscillation, a liquid crystal display driving gear can be accelerated, when data are changed.

[0050] Actuation is explained in more detail. When the potential of the output Mout of an operational amplifier OPM is lower than an electrical potential difference $V_{REF} (M-\alpha)$, Comparator COLM outputs the signal of "H" level as a control signal, and Comparator COHM outputs the signal of "L" level as a control signal. It operates, as the switches SWH1, SWH2, SWL1, and SWL2 of the operational amplifier OPM shown in drawing 5 show by this drawing 6 .

[0051] By actuation of switches SWH1 and SWL1, Bias P and Bias N are impressed also to the gate of transistors MP2 and MN2, and the frequency characteristics of this condition of an operational amplifier OPM improve. Furthermore, with a switch SWH2, an input signal is impressed also to the gate of a transistor MP 4, and output current capacity improves.

[0052] By this, the high-speed operation of the output Mout of an operational amplifier OPM becomes possible from potential lower than $V_{REF} (M-\alpha)$ to $V_{REF} (M+\alpha)$. Next, when the potential of the output Mout of an operational

amplifier OPM is between electrical potential differences $V_{REF} (M-\alpha)$ and $V_{REF} (M+\alpha)$, Comparator COLM outputs the signal of "L" level as a control signal, and Comparator COHM outputs the signal of "L" level as a control signal. It operates, as this shows drawing 6 .

[0053] Since the potential difference with the reference voltage of the output M_{out} of an operational amplifier OPM is less than 2α , the capacity of an operational amplifier OPM is made to lower and low-power-ize in this condition. At this time, the differential bias circuit of drawing 5 consists of transistors MP1 and MN1, transistor MP3 for an output, and MN4, and both the frequency characteristics of an operational amplifier OPM and its current capacity are small. However, since transistors MP1 and MN1 and the transistor for an output can be constituted for a differential amplifier bias circuit from MP3 and MN4, low-power-ization is attained.

[0054] Moreover, when the potential of the output M_{out} of an operational amplifier OPM is lower than an electrical potential difference $V_{REF} (M-\alpha)$, Comparator COLM outputs the signal of "L" level as a control signal, and Comparator COHM outputs the signal of "H" level as a control signal. It operates, as the switches SWH1, SWH2, and SWL2 of the operational amplifier OPM which this showed to drawing 5 show drawing 6 . Furthermore, with a switch SWL2, the transistor for an output serves as transistor MP3 and MP4, and output current capacity improves.

[0055] By actuation of switches SWH1 and SWL1, Bias P and Bias N are impressed also to the gate of transistors MP2 and MN2, and the frequency characteristics of this condition of an operational amplifier OPM improve. By this, the high-speed operation of the output M_{out} of an operational amplifier OPM becomes possible from potential higher than $V_{REF} (M+\alpha)$ to $V_{REF} (M+\alpha)$.

[0056] (Gestalt 3 of operation) Drawing 7 and drawing 8 show the liquid crystal display driving gear of the (gestalt 3 of operation) of this invention. drawing 7 -- setting -- R_{v0} , $R_{\epsilon 0}$, R_{v1} , and R_n -- $\epsilon 0$, ..., R_{vM} , and $R_{\epsilon M}$

R_nε_M R_v (M+1), ..., R_v (N-1), R_nε_l (N-1), R_nε_h (N-1), and R_{vN}
 The resistance for carrying out resistance partial pressure of the potential difference between supply voltage VDD and ground potential VSS, and generating reference voltage, and OP0-OP (N-1) The electrical potential difference VREF0 by which resistance partial pressure was carried out, ..., VREFM, ..., the operational amplifier that carries out the buffer of the VREF (N-1), SW00-SW0 (N-1), and ... SWM0-SWM (N-1), and ... SW (N-1)0-SW (N-1) (N-1) It is an output selection switch for choosing the output voltage of operational amplifiers OP0-OP (N-1), and outputs to liquid crystal panel LCD from Terminals OUT0-OUT (N-1).

[0057] As for MNH0, the output circuit of a transistor MNH0 is infixed between the output of the operational amplifier OP0 with which the N-channel MOS transistor with which reference voltage VREF (0+α) was impressed to the gate, and MPL0 are the P-channel MOS transistors with which reference voltage VREF (0-α) was impressed to the gate, and buffer connection was made, and supply voltage VDD. The output circuit of a transistor MPL0 is infixed between the output of an operational amplifier OP0, and ground potential VSS.

[0058] Hereafter, similarly, about the operational amplifier OPM, the N-channel MOS transistor with which, as for MNHM, reference voltage VREF (M+α) was impressed to the gate, and MPLM are the P-channel MOS transistors with which reference voltage VREF (M-α) was impressed to the gate, and the output circuit of Transistor MNHM is infixed between the outputs of an operational amplifier OPM and supply voltage VDD by which buffer connection was made. The output circuit of Transistor MPLM is infixed between the output of an operational amplifier OPM, and ground potential VSS.

[0059] The N-channel MOS transistor with which, as for MNH (N-1), reference voltage VREF (N-1) (+α) was impressed to the gate about the operational amplifier OP (N-1), MPL (N-1) is the P-channel MOS transistor with which reference voltage VREF (N-1) (-α) was impressed to the gate, and the output circuit of Transistor MNH (N-1) is infixed between the outputs of an operational

amplifier OP (N-1) and supply voltage VDD by which buffer connection was made. The output circuit of Transistor MPL (N-1) is infixed between the output of an operational amplifier OP (N-1), and ground potential VSS.

[0060] In drawing 7 , if an operational amplifier OPM is observed, it can write like drawing 8 . As shown in drawing 8 , it is the resistance which generates reference voltage, and resistance R1_3, R2_3, RpepsilonM, and RnepsilonM connect with resistance R1_3 the electrical potential difference VREF (M+alpha) pressured partially by resistance RpepsilonM-R 2_3 at the gate of Transistor MNHM, and the drain of Transistor MNHM is connected to supply voltage VDD, and they connect the source to the output Mout of an operational amplifier OPM. Furthermore, the electrical potential difference VREF (M-alpha) pressured partially by resistance R2_3 is connected with resistance R1_3 - RnepsilonM at the gate of Transistor MPLM, the drain of Transistor MPLM is connected to ground potential VSS, and the source is connected to the output Mout of an operational amplifier OPM. Moreover, the electrical potential difference VREF (M) pressured partially by R1_3 - RnepsilonM, and RpepsilonM-R 2_3 is impressed to the noninverting input (+) of an operational amplifier OPM, and an operational amplifier OPM is outputted through Switch SWM as a configuration of a voltage follower. Moreover, when Switch SWM is not chosen, the output voltage V0 of other operational amplifiers is outputted through a switch SW0.

[0061] Thus, about the constituted liquid crystal display, the actuation is explained below. If the switch SW0 is chosen and Switch SWM is chosen from the condition that electrical potential differences other than VREF (M) are outputted, VREF (M) will be outputted to the output voltage of an operational amplifier OPM.

[0062] In this case, the method of electrical-potential-difference change of the output Mout of an operational amplifier OPM may descend from an electrical potential difference lower than the case where it goes up from an electrical potential difference lower than VREF (M) to VREF (M), and VREF (M), and may be converged.

[0063] First, the case where potential rises to $V_{REF}(M)$ and it converges from potential with the output M_{out} of an operational amplifier OPM lower than $V_{REF}(M)$ is explained. Since an electrical-potential-difference range is small, it can make $V_{REF}(M)$ converge only operational amplifier OPM on a high speed with $(\alpha - V_{thp})$, when setting the threshold electrical potential difference of Transistor MNHM to V_{thp} at this time, and Terminal OUTM is larger than $(V_{REF}(M + \alpha) - V_{thp})$.

[0064] However, when smaller than $(V_{REF}(M + \alpha) - V_{thp})$, an electrical-potential-difference range is large. In this case, to $(V_{REF}(M + \alpha) - V_{thp})$, Transistor MNHM turns on and supply voltage V_{DD} is supplied till supplying the output M_{out} of an operational amplifier OPM $(V_{REF}(M + \alpha) - V_{thp})$. When the output M_{out} of an operational amplifier OPM comes to $(V_{REF}(M + \alpha) - V_{thp})$, Transistor MNHM turns off, you cut off supply from supply voltage V_{DD} , and an operational amplifier OPM makes it converge from $(V_{REF}(M + \alpha) - V_{thp})$ to $V_{REF}(M)$.

[0065] Next, the case where potential descends to $V_{REF}(M)$ and it converges from potential with the output M_{out} of an operational amplifier OPM higher than $V_{REF}(M)$ is explained. Since an electrical-potential-difference range is small, it can make $V_{REF}(M)$ converge only operational amplifier OPM on a high speed with $(-\alpha + V_{thn})$, when considering as the threshold electrical potential difference V_{thn} of Transistor MPLM at this time, and the output M_{out} of an operational amplifier OPM is smaller than $(V_{REF}(M - \alpha) + V_{thn})$.

[0066] However, when larger than $(V_{REF}(M - \alpha) + V_{thn})$, an electrical-potential-difference range is large. In this case, to $(V_{REF}(M - \alpha) + V_{thn})$, Transistor MPLM turns on and ground potential V_{SS} is supplied till supplying the output M_{out} of an operational amplifier OPM $(V_{REF}(M - \alpha) + V_{thn})$. When the output M_{out} of an operational amplifier OPM comes to $(V_{REF}(M - \alpha) + V_{thn})$, Transistor MPLM turns off, you cut off supply from ground potential V_{SS} , and an operational amplifier OPM makes it converge from $(V_{REF}(M - \alpha) + V_{thn})$ to $V_{REF}(M)$.

[0067]

[Effect of the Invention] Since a comparator and the added transistor do not operate as mentioned above in the condition that data do not change by having newly added the transistor between a comparator, and a power source and an operational amplifier to the system according to this invention Though it is stability equivalent to the former, and power consumption, in the condition that data change Output voltage supplies [this comparator] a high speed from supply voltage VDD or ground potential VSS to near VREF through a switch. the added transistor -- from $(V_{REF} + V_{thp} + \alpha)$ supply voltage VDD or ground potential VSS $(V_{REF} - V_{thn} - \alpha)$ -- up to -- by supplying, it becomes possible to accelerate without making it dependent on the capacity of an operational amplifier.

[Translation done.]

* NOTICES *

JPO and NCIP are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] The block diagram of the liquid crystal display driving gear in the (gestalt 1 of operation) of this invention

[Drawing 2] The explanatory view of the gestalt of this operation

[Drawing 3] The block diagram of the liquid crystal display driving gear in the (gestalt 2 of operation) of this invention

[Drawing 4] The explanatory view of the gestalt of this operation

[Drawing 5] The circuit diagram of the operational amplifier of the gestalt of this operation

[Drawing 6] The related Fig. of each output state of the comparator of the gestalt of this operation, and the change condition of each switch

[Drawing 7] The block diagram of the liquid crystal display driving gear in the (gestalt 3 of operation) of this invention

[Drawing 8] The explanatory view of the gestalt of this operation

[Drawing 9] The block diagram of the conventional liquid crystal display driving gear

[Drawing 10] The explanatory view of the example of *****

[Description of Notations]

VDD Supply voltage

VSS Ground potential

out (N-1) from out0, OUTM Output terminal of a liquid crystal display driving gear

VREF (0) - VREF (N) Nth electrical potential difference of the electrical potential difference which pressured VDD and VSS partially by R0-RN

VREF (M) Electrical potential difference which pressured VDD and VSS partially by Resistance R0-RM and Resistance R (M-1) and RN

V0 One electrical potential difference in in VREF (0) to VREF(s) (N-1) other than VREF (M)

VREF (M+alpha) VREF (M) -- alpha (> 0) -- high electrical potential difference

VREF (M-alpha) VREF (M) -- alpha (> 0) -- low electrical potential difference

OP0- OP (N-1) and OPM Operational amplifier

SW00-SW (N-1) (N-1) Switch

SWHM, SWLM Switch


COHM, COLM Comparator

SWH1, SWH2 Switch


MNH0-MNH (N-1) N-channel MOS transistor

JPO and NCIP are not responsible for any damages caused by the use of this translation.

[Drawing 2]




[Drawing 3]




[Drawing 6]

COIN	COIN	SW1	SW2	SW1	SW2	お*ア/ア*OPの消費電流	お*ア/ア*OPの出力
L	L	VDD	VDD	VSS	VSS	小	小
L	H	A*472P	MP3*ト電圧	A*472H	VSS	大	大
H	L	A*472P	VDD	A*472H	MP3*ト電圧	大	大
H	H	-	-	-	-	-	-


[Drawing 4]




[Drawing 5]



[Drawing 8]



[Drawing 10]



[Translation done.]